- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372164 > SN74ABT18502A (Texas Instruments, Inc.) Scan Test Devices With 18-Bit Universal Bus Transceivers(掃描測(cè)試裝置(帶18位通用總線收發(fā)器)) PDF資料下載
參數(shù)資料
| 型號(hào)： | SN74ABT18502A |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | Scan Test Devices With 18-Bit Universal Bus Transceivers(掃描測(cè)試裝置(帶18位通用總線收發(fā)器)) |
| 中文描述： | 掃描測(cè)試設(shè)備與18位通用總線收發(fā)器（掃描測(cè)試裝置（帶18位通用總線收發(fā)器）） |
| 文件頁數(shù)： | 14/35頁 |
| 文件大?。?/td> | 738K |
| 代理商： | SN74ABT18502A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當(dāng)前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁
SN54ABT18502A, SN54ABT182502A, SN74ABT18502A, SN74ABT182502A
SCAN TEST DEVICES WITH
18-BIT UNIVERSAL BUS TRANSCEIVERS
SCBS488 – AUGUST 1994
14
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
bypass scan
This instruction conforms to the IEEE Standard 1149.1-1990 BYPASS instruction. The bypass register is
selected in the scan path. A logic 0 value is captured in the bypass register during Capture-DR. The device
operates in the normal mode.
control boundary to high impedance
This instruction conforms to the IEEE Standard 1149.1a-1993 HIGHZ instruction. The bypass register is
selected in the scan path. A logic 0 value is captured in the bypass register during Capture-DR. The device
operates in a modified test mode in which all device I/O pins are placed in the high-impedance state, the device
input pins remain operational, and the normal on-chip logic function is performed.
control boundary to 1/0
This instruction conforms to the IEEE Standard 1149.1a-1993 CLAMP instruction. The bypass register is
selected in the scan path. A logic 0 value is captured in the bypass register during Capture-DR. Data in the I/O
BSCs for pins in the output mode is applied to the device I/O pins. The device operates in the test mode.
boundary run test
The bypass register is selected in the scan path. A logic 0 value is captured in the bypass register during
Capture-DR. The device operates in the test mode. The test operation specified in the BCR is executed during
Run-Test/Idle. The five test operations decoded by the BCR are: sample inputs/toggle outputs (TOPSIP),
PRPG, PSA, simultaneous PSA and PRPG (PSA/PRPG), and simultaneous PSA and binary count up
(PSA/COUNT).
boundary read
The BSR is selected in the scan path. The value in the BSR remains unchanged during Capture-DR. This
instruction is useful for inspecting data after a PSA operation.
boundary self test
The BSR is selected in the scan path. All BSCs capture the inverse of their current values during Capture-DR.
In this way, the contents of the shadow latches can be read out to verify the integrity of both shift register and
shadow latch elements of the BSR. The device operates in the normal mode.
boundary toggle outputs
The bypass register is selected in the scan path. A logic 0 value is captured in the bypass register during
Capture-DR. Data in the shift-register elements of the selected output-mode BSCs is toggled on each rising
edge of TCK in Run-Test/Idle, updated in the shadow latches, and applied to the associated device I/O pins on
each falling edge of TCK in Run-Test/Idle. Data in the input-mode BSCs remains constant. Data appearing at
the device input or I/O pins is not captured in the input-mode BSCs. The device operates in the test mode.
boundary-control register scan
The BCR is selected in the scan path. The value in the BCR remains unchanged during Capture-DR. This
operation must be performed before a boundary run test operation to specify which test operation is to be
executed.
P
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SN54ABT182502A | Scan Test Devices With 18-Bit Universal Bus Transceivers(掃描測(cè)試裝置(帶18位通用總線收發(fā)器)) |
| SN54ABT18502A | Scan Test Devices With 18-Bit Universal Bus Transceivers(掃描測(cè)試裝置(帶18位通用總線收發(fā)器)) |
| SN74AHC16245 | 16-Bit Bus Transceivers With 3-State Outputs(16位緩沖器/驅(qū)動(dòng)器(三態(tài)輸出)) |
| SN74AHC240DBRG4 | OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS |
| SN74AHCT27 | Triple 3-Input Positive-NOR Gates(三3輸入正或非門) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SN74ABT18502PM | 功能描述:特定功能邏輯 W/18-Bit Univ Bus Trncvr RoHS:否 制造商:Texas Instruments 產(chǎn)品: 系列:SN74ABTH18502A 工作電源電壓:5 V 封裝 / 箱體:LQFP-64 封裝:Tube |
| SN74ABT18502PMG4 | 功能描述:特定功能邏輯 W/18-Bit Univ Bus Trncvr RoHS:否 制造商:Texas Instruments 產(chǎn)品: 系列:SN74ABTH18502A 工作電源電壓:5 V 封裝 / 箱體:LQFP-64 封裝:Tube |
| SN74ABT18502PMR | 功能描述:特定功能邏輯 W/18-Bit Univ Bus Trncvr RoHS:否 制造商:Texas Instruments 產(chǎn)品: 系列:SN74ABTH18502A 工作電源電壓:5 V 封裝 / 箱體:LQFP-64 封裝:Tube |
| SN74ABT18502PMRG4 | 功能描述:特定功能邏輯 W/18-Bit Univ Bus Trncvr RoHS:否 制造商:Texas Instruments 產(chǎn)品: 系列:SN74ABTH18502A 工作電源電壓:5 V 封裝 / 箱體:LQFP-64 封裝:Tube |
| SN74ABT18502PN | 制造商:TI 功能描述:74ABT18502 S1A4B |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。