- 您現(xiàn)在的位置：買賣IC網 > PDF目錄10909 > SI3050-E1-GT (Silicon Laboratories Inc)IC VOICE DAA SYSTEM SIDE 24QFN PDF資料下載
參數(shù)資料
| 型號： | SI3050-E1-GT |
| 廠商： | Silicon Laboratories Inc |
| 文件頁數(shù)： | 71/128頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC VOICE DAA SYSTEM SIDE 24QFN |
| 標準包裝： | 74 |
| 系列： | * |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁當前第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁
Si3050 + Si3011/18/19
Rev. 1.5
47
5.35. SPI Control Interface
The control interface to the Si3050 is a 4-wire interface modeled on commonly available micro-controller and serial
peripheral devices. The interface consists of four pins: clock (SCLK), chip select (CS), serial data input (SDI), and
serial data output (SDO). In addition, the Si3050 includes a serial data through output pin (SDITHRU) to support
daisy chain operation of up to 16 devices. The device can operate with 8-bit and 16-bit SPI controllers. Each SPI
operation consists of a control byte, an address byte (of which only the six LSBs are used internally), and either
one or two data bytes depending on the width of the controller. Bytes are transmitted MSB first.
There are a number of variations of usage on this four-wire interface as follows:
Continuous clocking. During continuous clocking, assertion of the CS pin controls the data transfers. The CS
pin must be asserted before the falling edge of SCLK on which the first bit of data is expected during a read
cycle, and must remain low for the duration of the 8-bit transfer (command/address or data), going high after the
last rising edge of SCLK after the transfer.
Clock only during transfer. The clock is active during the actual byte transfers only. Each byte transfer consists
of eight clock cycles in a return to 1 format.
SDI/SDO wired operation. Independent of the clocking options described, the SDI and SDO pins can be treated
as two separate lines or wired together if the master can tri-state its output during the data byte transfer of a
read operation.
The SPI state machine resets when the CS pin is asserted during an operation on an SCLK cycle that is not a
multiple of eight. This provides a mechanism for the controller to force the state machine to a known state in the
case where the controller and the device are not synchronized.
The control byte has the following structure and is presented on the SDI pin MSB first.
The bits are defined as follows:
7
6
54
3
2
10
BRCT
R/W
1
0
CID[0]
CID[1]
CID[2]
CID[3]
7BRCT
Indicates a broadcast operation that is intended for all devices in the daisy chain. This is only
valid for write operations as it causes contention on the SDO pin during a read.
6R/W
Read/Write Bit.
1 = Read operation.
0 = Write operation.
5
1
This bit must be 1 at all times.
4
0
This bit must be 0 at all times.
3:0
CID[0:3]
This field indicates the channel that is targeted by the operation. The 4-bit channel value is pro-
vided LSB first. The devices reside on the daisy chain such that device 0 is nearest to the con-
troller and device 15 is furthest away in the SDI/SDITHRU chain. See Figure 36.
As the CID information propagates down the daisy chain, each channel decrements the CID by
1. The device that receives a value of 0 in the CID field responds to the SPI transaction. See
Figure 37. If a broadcast to all devices connected to the chain is requested, the CID do not
decrement. In this case, the same 8- or 16-bit data is presented to all channels regardless of
the CID values.
相關PDF資料 |
PDF描述 |
|---|---|
| VE-2NM-IX-F4 | CONVERTER MOD DC/DC 10V 75W |
| VE-2NM-IX-F3 | CONVERTER MOD DC/DC 10V 75W |
| VE-2NM-IX-F2 | CONVERTER MOD DC/DC 10V 75W |
| VE-2NM-IX-F1 | CONVERTER MOD DC/DC 10V 75W |
| VE-2NL-IX-F4 | CONVERTER MOD DC/DC 28V 75W |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| SI3050-E1-GTR | 制造商:Silicon Laboratories Inc 功能描述:SI3050 VOICE DAA SYSTEM-SIDE - Tape and Reel 制造商:Silicon Laboratories Inc 功能描述:IC VOICE DAA SYSTEM SIDE 24QFN 制造商:Silicon Laboratories Inc 功能描述:Si3050 Voice DAA System-Side |
| Si3050-E-FM | 功能描述:電信語音調制 IC Si3050 Voice DAA System-Side RoHS:否 制造商:Epson Electronics America 產品: 應用:Voice Guidance product 封裝 / 箱體:PQFP-52 電源電壓-最大:3.6 V, 5.5 V 最大工作溫度: 最小工作溫度: 封裝: |
| SI3050-E-FMR | 功能描述:電信線路管理 IC Si3050 Voice DAA System-Side RoHS:否 制造商:STMicroelectronics 產品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
| SI3050-E-FS | 制造商:SILABS 制造商全稱:SILABS 功能描述:GLOBAL VOICE DAA |
| SI3050-E-FSR | 制造商:SILABS 制造商全稱:SILABS 功能描述:PCM highway data interface law A-law companding SPI control interface GCl interface |
發(fā)布緊急采購，3分鐘左右您將得到回復。