參數(shù)資料
型號(hào)： sda 9254-2
廠商： SIEMENS AG
英文描述： 2.6 MBit Dynamic Sequential Access Memory for Television Applications (TV-SAM) with On-chip Noise Reduction Filter(應(yīng)用于TV的2.6 M位動(dòng)態(tài)存儲(chǔ)器)
中文描述： 2.6兆比特的動(dòng)態(tài)影視順序訪問應(yīng)用程序的內(nèi)存（電視，SAM）的具有片上降噪過濾器（應(yīng)用于電視的260萬(wàn)位動(dòng)態(tài)存儲(chǔ)器）
文件頁(yè)數(shù)： 8/32頁(yè)
文件大?。?/td> 182K
代理商： SDA 9254-2
SDA 9254-2
Semiconductor Group
8
1998-01-16
Data Output A (SQA, SCA, OEA)
Data is shifted out through the serial port A (SQA0 … SQA11) at the rising edge of the shift clock
SCA. After 16 clock cycles new data have to be transferred from latch A to shift register A.
Otherwise data values are cyclically repeated.
Via the output enable OEA the output buffers can be switched into tristate.
The shift clock SCA may be completely independent on the shift clock for port B and C (SCB).
Memory Output (Port B, SCB)
Data is shifted out through the serial port B at the rising edge of the shift clock SCB. After 16 clock
cycles new data have to be transferred from latch B to shift register B. Otherwise data values are
cyclically repeated. The shift clock SCB is also used for the input port C.
Refresh
Either 256 refresh cycles (refresh with external row address) or read/write cycles on 212
consecutive row addresses beginning with address 0 have to be executed within an 16 ms interval
to maintain the data in the memory arrays.
A refresh with internal row adress is determined by the mode control bits, see “Addressing and
Mode Control”. In this refresh mode, the row and column addresses are ignored (see
diagram 6a
and 6b
).
Initialization
The device incorporates an on-chip substrate bias generator as well as dynamic circuitry. Therefore
an initial pause of 200
μ
s is required after power on, followed by eight RE-cycles before proper
device operation is achieved.
Typical Memory Cycle Sequence
A typical application of the TV-SAM is a real-time noise reduction filtering combined with flicker
reduction. This can be achieved, for example, by writing and reading with 13.5-MHz clock rate via
port C and B and by simultaneously reading port A with 27-MHz double speed clock. A main cycle
of 4 consecutive RE cycles of transfer is needed:
1st.
RE-cycle:
Read transfer from memory to latch A
2nd.
RE-cycle:
Read transfer from memory to latch B
3rd.
RE-cycle:
Same as 1st. RE cycle
4th.
RE-cycle:
Write transfer from latch C to memory
Each transfer cycle is preceeded by an address cycle as shown in the diagram page 6:
For the clock rates mentioned this means a serial cycle time of 74 ns at port B and C and 37 ns at
port A. The addressing cycle time for each port is given by 16 times the serial data rate. Thus we
have an addressing cycle time of approx. 1184 ns for port B and port C. The address for port A must
be loaded every 592 ns. Since all addresses are shifted in sequentially, a RE cycle time of approx.
296 ns is necessary.
相關(guān)PDF資料
PDF描述
sda 9290-6 Picture Processor(圖象處理器)
sda 9389x Single-Chip Picture in Picture IC(單芯片畫中畫IC)
sda 9488x Single-Chip Picture in Picture IC(單芯片畫中畫IC)
sda 9489x Single-Chip Picture in Picture IC(單芯片畫中畫IC)
SDA2082 application-oriented single-chip microcomputer
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SDA9254-2 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:2.6 MBit Dynamic Sequential Access Memory for Television Applications (TV-SAM) with On-chip Noise Reduction Filter
SDA9255 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:SRC-Scan Rate Converter SDA9255
SDA9257 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:Clock Sync Generator
SDA9270 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:ICs for Consumer Electronics
SDA9280 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:ICs for Consumer Electronics
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*