參數(shù)資料
型號(hào): SAF7118
廠商: NXP Semiconductors N.V.
英文描述: Multistandard video decoder with adaptive comb filter and component video input
中文描述: 多標(biāo)準(zhǔn)視頻解碼器與自適應(yīng)梳狀濾波器和分量視頻輸入
文件頁(yè)數(shù): 72/173頁(yè)
文件大?。?/td> 950K
代理商: SAF7118
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)當(dāng)前第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)
2004 Jul 22
72
Philips Semiconductors
Product speci
fi
cation
Multistandard video decoder with adaptive
comb
fi
lter and component video input
SAF7118
9.4.3
E
RASING CONDITIONS
The status flags are grouped into four 8-bit registers.
The interrupt flag will only be cleared on a read access to
the status register in which the signal is located which
causedtheinterrupt.Thisimpliesthatitissufficienttoclear
the interrupt by reading only those registers which have
been enabled by their corresponding masks.
Priority: If a new trigger condition occurs at the SAME time
(clock) on which a status is being read, the flag will NOT
be cleared.
9.5
Video expansion port (X port)
The expansion port is intended for transporting video
streams image data from other digital video circuits such
as MPEG encoder/decoder and video phone codec, to the
image port (I port).
The expansion port consists of two groups of signals/pins:
8-bit data, I/O, regularly components video Y-C
B
-C
R
4 : 2 : 2, i.e. C
B
-Y-C
R
-Y, byte serial, exceptionally raw
video samples (e.g. ADC test). In input mode the data
bus can be extended to 16-bit by pins HPD7 to HPD0.
Clock, synchronization and auxiliary signals,
accompanying the data stream, I/O.
As output, these are direct copies of the decoder signals.
The data transfers through the expansion port represent a
single D1 port, with half duplex mode. The SAV and EAV
codes may be inserted optionally for data input (controlled
by bit XCODE[92H[3]]). The input/output direction is
switched for complete fields only.
Table 28
Signals dedicated to the expansion port
Note
1.
Pin numbers for QFP160 in parenthesis.
SYMBOL
PIN
(1)
I/O
DESCRIPTION
BIT
XPD7 to
XPD0
C11, A11, B10, A10,
B9, A9, B8 and A8
(127, 128, 130, 131,
134, 135, 138 and 139)
A7 (143)
I/O X port data: in output mode controlled by decoder section,
data format see Table 29; in input mode Y-C
B
-C
R
4 : 2 : 2
serial input data or luminance part of a 16-bit
Y-C
B
-C
R
4 : 2 : 2 input
I/O clock at expansion port: if output, then copy of LLC;
as input normally a double pixel clock of up to 32 MHz or a
gated clock (clock gated with a quali
fi
er)
I/O data valid
fl
ag of the expansion port input (quali
fi
er):
if output, then decoder (HREF and VGATE) gate (see
Fig.30)
O
data request
fl
ag = ready to receive, to work with optional
buffer in external device, to prevent internal buffer
over
fl
ow;
second function: input related task
fl
ag A/B
I/O horizontal reference signal for the X port:
as output: HREF or HS from the decoder (see Fig.30);
as input: a reference edge for horizontal input timing and a
polarity for input
fi
eld ID detection can be de
fi
ned
I/O vertical reference signal for the X port:
as output: V123 or
fi
eld ID from the decoder,
see Figs 28 and 29;
as input: a reference edge for vertical input timing and for
input
fi
eld ID detection can be de
fi
ned
I
port control: switches X port input 3-state
OFTS[2:0]
13H[2:0],
91H[7:0] and
C1H[7:0]
XCKS[92H[0]]
XCLK
XDQ
B7 (144)
XRDY
A6 (146)
XRQT[83H[2]]
XRH
C7 (141)
XRHS[13H[6]],
XFDH[92H[6]]
and
XDH[92H[2]]
XRVS[1:0]
13H[5:4],
XFDV[92H[7]]
and XDV[1:0]
92H[5:4]
XPE[1:0]
83H[1:0]
XRV
D8 (140)
XTRI
B11 (126)
相關(guān)PDF資料
PDF描述
SAF7118EH Multistandard video decoder with adaptive comb filter and component video input
SAI-1011 Circular Connector; No. of Contacts:55; Series:MS27473; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:16; Circular Contact Gender:Pin; Circular Shell Style:Straight Plug; Insert Arrangement:16-35 RoHS Compliant: No
SAM3270 Dual Color LED Lamp
SAM5270 Dual Color LED Lamp
SAM5280 Dual LED Lamp
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SAF71-1808-05 制造商:FW Bell 功能描述:STANDARD AXIAL PROBE
SAF7118EH 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Multistandard video decoder with adaptive comb filter and component video input
SAF7118EH/V1/G 功能描述:視頻 IC 9BIT VIDEO DECODER RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
SAF7118EH/V1/G,518 功能描述:視頻 IC 9BIT VIDEO DECODER RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
SAF7118EH/V1/G,557 功能描述:視頻 IC 9BIT VIDEO DECODER RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel