- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374649 > S25FL008A0LMAI000 (SPANSION LLC) 8-Megabit CMOS 3.0 Volt Flash Memory with 50 MHz SPI (Serial Peripheral Interface) Bus PDF資料下載
參數(shù)資料
| 型號： | S25FL008A0LMAI000 |
| 廠商： | SPANSION LLC |
| 元件分類： | DRAM |
| 英文描述： | 8-Megabit CMOS 3.0 Volt Flash Memory with 50 MHz SPI (Serial Peripheral Interface) Bus |
| 中文描述： | 8M X 1 FLASH 3V PROM, PDSO8 |
| 封裝： | 0.208 INCH, PLASTIC, SOP-8 |
| 文件頁數(shù)： | 19/32頁 |
| 文件大?。?/td> | 719K |
| 代理商： | S25FL008A0LMAI000 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
August31,2006 S25FL008A_00_B0
S25FL008A
17
D a t a
S h e e t
The following describes the status and control bits of the Status Register.
Write In Progress (WIP) bit:
Indicates whether the device is busy performing a Write Status Register,
program, or erase operation. This bit is read-only, and is controlled internally by the device. If WIP is 1, one of
these operations is in progress; if WIP is 0, no such operation is in progress.
Write Enable Latch (WEL) bit:
Determines whether the device will accept and execute a Write Status
Register, program, or erase command. When set to 1, the device accepts these commands; when set to 0,
the device rejects the commands. This bit is set to 1 by writing the WREN command, and set to 0 by the
WRDI command, and is also automatically reset to 0 after the completion of a Write Status Register, program,
or erase operation. WEL cannot be directly set by the WRSR command.
Block Protect (BP2, BP1, BP0) bits:
Define the portion of the memory area that will be protected against
any changes to the stored data. The Write Status Register (WRSR) command controls these bits, which are
non-volatile. When one or more of these bits is set to 1, the corresponding memory area (see
Table 7.1 on
page 11
) is protected against Page Program (PP) and Sector Erase (SE) commands. If the Hardware
Protected mode is enabled, BP2:BP0 cannot be changed. The Bulk Erase (BE) command is executed only if
all Block Protect (BP2, BP1, BP0) bits are 0.
Status Register Write Disable (SRWD) bit:
Provides data protection when used together with the Write
Protect (W#) signal. When SRWD is set to 1 and W# is driven low, the device enters the Hardware Protected
mode. The non-volatile bits of the Status Register (SRWD, BP2, BP1, BP0) become read-only bits and the
device ignores any Write Status Register (WRSR) command.
9.7
Write Status Register (WRSR)
The Write Status Register (WRSR) command changes the bits in the Status Register. A Write Enable
(WREN) command, which itself sets the Write Enable Latch (WEL) in the Status Register, is required prior to
writing the WRSR command.
Table 9.2,
S25FL008A Status Register
on page 16
shows the status register
bits and their functions.
The host system must drive CS# low, write the WRSR command, and the appropriate data byte on SI
(
Figure 9.7
).
The WRSR command cannot change the state of the Write Enable Latch (bit 1). The WREN command must
be used for that purpose. Bit 0 is a status bit controlled internally by the Flash device. Bits 6 and 5 are always
read as 0 and have no user significance.
The WRSR command also controls the value of the Status Register Write Disable (SRWD) bit. The SRWD bit
and W# together place the device in the Hardware Protected Mode (HPM). The device ignores all WRSR
commands once it enters the Hardware Protected Mode (HPM).
Table 9.3
shows that W# must be driven low
and the SRWD bit must be 1 for this to occur.
Figure 9.7
Write Status Register (WRSR) Command Sequence
Hi-Z
M
S
B
Comm
a
nd
S
t
a
t
us
Regi
s
ter In
C
S
#
S
CK
S
I
S
O
0
1
2
3
4
5
6
7
7
6
5
4
3
2
1
0
8
9
10 11 12 1
3
14 15
Mode 0
Mode
3
相關PDF資料 |
PDF描述 |
|---|---|
| S25F | Axialleaded Hermetically Sealed High Voltage Fast Recovery Rectifier Diode(反向電壓2500V，平均正向電流0.5A，軸向引腳，密封型，快速恢復整流二極管) |
| S20F | Axialleaded Hermetically Sealed High Voltage Fast Recovery Rectifier Diode(反向電壓2000V，平均正向電流0.5A，軸向引腳，密封型，快速恢復整流二極管) |
| S26MD01 | 8-Pin DIP Type SSR for Low Power Control |
| S26MD02 | 8-Pin DIP Type SSR for Low Power Control |
| S2818 | SILICON NPN TRIPPLE DIFFUSED MESA TYPE |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| S25FL008A0LMAI001 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:8-Megabit CMOS 3.0 Volt Flash Memory with 50 MHz SPI (Serial Peripheral Interface) Bus |
| S25FL008A0LMAI003 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:8-Megabit CMOS 3.0 Volt Flash Memory with 50 MHz SPI (Serial Peripheral Interface) Bus |
| S25FL008A0LMFI000 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:8-Megabit CMOS 3.0 Volt Flash Memory with 50 MHz SPI (Serial Peripheral Interface) Bus |
| S25FL008A0LMFI001 | 功能描述:閃存 3V 8MB Mirrorbit 50MHz RoHS:否 制造商:ON Semiconductor 數(shù)據(jù)總線寬度:1 bit 存儲類型:Flash 存儲容量:2 MB 結構:256 K x 8 定時類型: 接口類型:SPI 訪問時間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風格:SMD/SMT 封裝 / 箱體: 封裝:Reel |
| S25FL008A0LMFI003 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:8-Megabit CMOS 3.0 Volt Flash Memory with 50 MHz SPI (Serial Peripheral Interface) Bus |
發(fā)布緊急采購，3分鐘左右您將得到回復。