參數(shù)資料
型號(hào): S1C63455D
元件分類: 微控制器/微處理器
英文描述: 4-BIT, MROM, 4.1 MHz, MICROCONTROLLER, UUC105
封裝: DIE-105
文件頁數(shù): 29/119頁
文件大?。?/td> 865K
代理商: S1C63455D
S1C63455 TECHNICAL MANUAL
EPSON
9
CHAPTER 2: POWER SUPPLY AND INITIAL RESET
2.2 Initial Reset
To initialize the S1C63455 circuits, initial reset must be executed. There are two ways of doing this.
(1) External initial reset by the RESET terminal
(2) External initial reset by simultaneous low input to terminals K00–K03 (mask option setting)
The circuits are initialized by either (1) or (2). When the power is turned on, be sure to initialize using the
reset function. It is not guaranteed that the circuits are initialized by only turning the power on.
Figure 2.2.1 shows the configuration of the initial reset circuit.
RESET
K00
K01
K02
K03
OSC2
OSC1
RQ
S
Internal
initial
reset
Divider
VDD
1 Hz
2 Hz
VDD
OSC1
oscillation
circuit
Noise
reject
circuit
Time
authorize
circuit
Mask option
Fig. 2.2.1 Configuration of initial reset circuit
2.2.1 Reset terminal (RESET)
Initial reset can be executed externally by setting the reset terminal to a low level (VSS). After that the
initial reset is released by setting the reset terminal to a high level (VDD) and the CPU starts operation.
The reset input signal is maintained by the RS latch and becomes the internal initial reset signal. The RS
latch is designed to be released by a 2 Hz signal (high) that is divided by the OSC1 clock. Therefore in
normal operation, a maximum of 250 msec (when fOSC1 = 32.768 kHz) is needed until the internal initial
reset is released after the reset terminal goes to high level. Be sure to maintain a reset input of 0.1 msec or
more.
However, when turning the power on, the reset terminal should be set at a low level as in the timing
shown in Figure 2.2.1.1.
VDD
RESET
2.0 msec or more
1.8 (2.0 or 2.2) V
0.5VDD
0.1VDD or less (low level)
Power on
Fig. 2.2.1.1 Initial reset at power on
The reset terminal should be set to 0.1VDD or less (low level) until the supply voltage becomes 1.8 V (2.0
V or 2.2 V) or more.
After that, a level of 0.5VDD or less should be maintained more than 2.0 msec.
相關(guān)PDF資料
PDF描述
S1C63458F0A0100 MICROCONTROLLER, PQFP144
S1C63466D 4-BIT, MROM, 4.1 MHz, MICROCONTROLLER, UUC140
S1C63466F 4-BIT, MROM, 4.1 MHz, MICROCONTROLLER, PQFP144
S1C63567F0A0100 MICROCONTROLLER, PQFP144
S1C63653F 4-BIT, FLASH, 4 MHz, MICROCONTROLLER, CQFP100
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
S1C63557D04Q000 制造商:Seiko Instruments Inc (SII) 功能描述:EPSON MCU 4BIT
S1C63567 制造商:EPSON 制造商全稱:EPSON 功能描述:4-bit Single Chip Microcomputer
S1C63616 制造商:EPSON 制造商全稱:EPSON 功能描述:4-bit Single Chip Microcomputer
S1C63632 制造商:EPSON 制造商全稱:EPSON 功能描述:4-bit Single Chip Microcomputer
S1C63653 制造商:EPSON 制造商全稱:EPSON 功能描述:CMOS 4-bit Single Chip Microcontroller