參數(shù)資料
型號(hào)： RTL8150
英文描述： RTL8150L(M) Specifications
中文描述： RTL8150L（米）規(guī)格
文件頁(yè)數(shù)： 31/58頁(yè)
文件大小： 616K
代理商： RTL8150
RTL8100B(L)
2001-11-9
Rev.1.41
31
5.28 Config5: Configuration Register 5
(Offset 00D8h, R/W)
This register, unlike other Config registers, is not protected by 93C46 Command register. I.e. there is no need to enable Config
register write prior to writing to Config5.
Bit
7
6
R/W
-
R/W
Symbol
-
BWF
Description
Reserved
Broadcast Wakeup Frame:
1: Enable Broadcast Wakeup Frame with mask bytes of only DID
field = FF FF FF FF FF FF.
0: Default value. Disable Broadcast Wakeup Frame with mask bytes
of only DID field = FF FF FF FF FF FF.
The power-on default value of this bit is 0.
Multicast Wakeup Frame:
1: Enable Multicast Wakeup Frame with mask bytes of only DID
field, which is a multicast address.
0: Default value. Disable Multicast Wakeup Frame with mask bytes
of only DID field, which is a multicast address.
The power-on default value of this bit is 0.
Unicast Wakeup Frame:
1: Enable Unicast Wakeup Frame with mask bytes of only DID field,
which is its own physical address.
0: Default value. Disable Unicast Wakeup Frame with mask bytes of
only DID field, which is its own physical address.
The power-on default value of this bit is 0.
FIFO Address Pointer:
(Realtek internal use only to test FIFO SRAM)
1: Both Rx and Tx FIFO address pointers are updated in descending
way from 1FFh and downwards. The initial FIFO address pointer is
1FFh.
0: (Power-on) default value. Both Rx and Tx FIFO address pointers
are updated in ascending way from 0 and upwards. The initial FIFO
address pointer is 0.
Note: This bit does not participate in EEPROM auto-load. The FIFO
address pointers can not be reset, except initial power-on.
The power-on default value of this bit is 0.
Link Down Power Saving mode:
1: Disable.
0: Enable. When cable is disconnected(Link Down), the analog part
will power down itself (PHY Tx part & part of twister) automatically
except PHY Rx part and part of twister to monitor SD signal in case
that cable is re-connected and Link should be established again.
LANWake signal enable/disable:
1: Enable LANWake signal.
0: Disable LANWake signal.
PME_Status bit:
Always sticky/can be reset by PCI RST# and software.
1: The PME_Status bit can be reset by PCI reset or by software.
0: The PME_Status bit can only be reset by software.
5
R/W
MWF
4
R/W
UWF
3
R/W
FIFOAddrPtr
2
R/W
LDPS
1
R/W
LANWake
0
R/W
PME_STS
Config5 register, offset D8h: (SYM_ERR register is changed to Config5, the function of SYM_ERR register is no longer
supported by RTL8100B(L).)
The 3 bits (bit2-0) are auto-loaded from EEPROM Config5 byte to RTL8100B(L) Config5 register.
相關(guān)PDF資料
PDF描述
RTL8169 RTL8169 Specification
RTL8201L Layout guide
RTL8204 Layout reference
RTL8305SB RTL8305SB
RTL8316 Specifications
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
RTL8168 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:INTEGRATED GIGABIT ETHERNET CONTROLLER FOR PCI EXPRESS TM
RTL8169 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:RTL8169 Specification
RTL8181 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Wireless LAN Access Point/Gateway Controller
RTL8187L 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Wireless LAN network interface controller
RTL8187L-LF 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Wireless LAN network interface controller
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*