參數(shù)資料
型號(hào)： RH80530NZ004256
英文描述： MICROPROCESSOR|32-BIT|CMOS|PGA|478PIN|CERAMIC
中文描述： 微處理器| 32位|的CMOS |美巡賽| 478PIN |陶瓷
文件頁(yè)數(shù)： 40/89頁(yè)
文件大小： 1672K
代理商： RH80530NZ004256
Mobile Intel
Pentium
III Processor-M Datasheet
40
Datasheet
298340-002
Table 27. TAP Signal AC Specifications
1
Symbol
Parameter
Min
Max Unit
Figure
Notes
T30
TCK Frequency
—
16.67 MHz
T31
TCK Period
60
—
ns
6
T32
TCK High Time
25.0
ns
6
≥
V
CMOSREF
+0.2V, Note 2
T33
TCK Low Time
25.0
ns
6
≤
V
CMOSREF
-0.2V, Note 2
(V
CMOSREF
-0.2V) –
(V
+0.2V),
Notes 2, 3
T34
TCK Rise Time
5.0
ns
6
T35
TCK Fall Time
5.0
ns
6
(V
CMOSREF
+0.2V) –
(V
-0.2V) ,
Notes 2, 3
T36
TRST# Pulse Width
40.0
ns
16
Asynchronous, Note 2
T37
TDI, TMS Setup Time
5.0
ns
15
Note 4
T38
TDI, TMS Hold Time
14.0
ns
15
Note 4
T39
TDO Valid Delay
1.0
10.0
ns
15
Notes 5, 6
T40
TDO Float Delay
25.0
ns
15
Notes 2, 5, 6
T41
All Non-Test Outputs Valid Delay
2.0
25.0
ns
15
Notes 5, 7, 8
T42
All Non-Test Outputs Float Delay
25.0
ns
15
Notes 2, 5, 7, 8
T43
All Non-Test Inputs Setup Time
5.0
ns
15
Notes 4, 7, 8
T44
NOTES:
1.
All AC timings for TAP signals are referenced to the TCK rising edge at 1.0V. All TAP and CMOS signals are
referenced at 1.0V.
2.
Not 100% tested. Specified by design/characterization.
3.
1 ns can be added to the maximum TCK rise and fall times for every 1 MHz below 16 MHz.
4.
Referenced to TCK rising edge.
5.
Referenced to TCK falling edge.
6.
Valid delay timing for this signal is specified into 150
terminated to 1.5V and 0 pF of external load. For real
system timings these specifications must be derated for external capacitance at 105 ps/pF.
7.
Non-Test Outputs and Inputs are the normal output or input signals (except TCK, TRST#, TDI, TDO, and TMS).
These timings correspond to the response of these signals due to boundary scan operations.
8.
During Debug Port operation use the normal specified timings rather than the TAP signal timings.
All Non-Test Inputs Hold Time
13.0
ns
15
Notes 4, 7, 8
Table 28. Quick Start/Deep Sleep AC Specifications
1
Symbol
Parameter
Min Max
Unit
Figure
Notes
T45
Quick Start Cycle Completion to Clock Stop or
DPSLP# assertion
100
BCLKs 17, 18
T46
Quick Start Cycle Completion to Input Signals Stable
0
μ
s
17, 18
T47
Deep Sleep PLL Lock Latency
0
30
μ
s
ns
17, 18
Note 2
T48
STPCLK# Hold Time from PLL Lock
0
17, 18
T49
NOTES:
1.
Input signals other than RESET# and BPRI# must be held constant in the Quick Start state.
2.
The BCLK, BCLK# Settling Time specification (T60) applies to Deep Sleep state exit under all conditions.
Input Signal Hold Time from STPCLK# Deassertion
8
BCLKs 17, 18
相關(guān)PDF資料
PDF描述
RH80530NZ006256 MICROPROCESSOR|32-BIT|CMOS|PGA|478PIN|CERAMIC
RH80530NZ009256 MICROPROCESSOR|32-BIT|CMOS|PGA|478PIN|CERAMIC
RH80530WZ014256 Microprocessor
RJ80530GZ009512 Microprocessor
RJ80530LZ800512 Microprocessor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
RH80530NZ006256 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:MICROPROCESSOR|32-BIT|CMOS|PGA|478PIN|CERAMIC
RH80530NZ009256 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:MICROPROCESSOR|32-BIT|CMOS|PGA|478PIN|CERAMIC
RH80530NZ012256 制造商:Rochester Electronics LLC 功能描述:- Bulk
RH80530NZ014256 制造商:Rochester Electronics LLC 功能描述:- Bulk
RH80530WZ004256 制造商:Rochester Electronics LLC 功能描述:- Bulk
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*