
2
élanSC400 Microcontroller Register Set Reference Manual Amendment
A M E N D M E N T
2-49
PC/AT Keyboard
Mouse Interface Status
Register, Address
0064h; bit 5 description
When CSC index C0h[0] is set, this
bit is a PC/2 mouse-compatible
mouse output buffer full flay...
When CSC index C0h[0] is set, this
bit is a PS/2 mouse-compatible
mouse output buffer full flag...
Two corrections:
“PS/2 mouse”
and “flag.”
2-52
RTC/CMOS RAM
Index Register,
Address 0070h;
diagram (bit 7 column)
Reserved
–
NMI_GATE
0
W
The NMI_GATE
function has
not
moved to CSC
index 9Dh[2] in
the élanSC400
or élanSC410
microcontrollers.
RTC/CMOS RAM
Index Register,
Address 0070h; bit 7
description
7 Reserved
Reserved
During read/modify/
write operations,
software must
preserve this bit.
7 NMI_GATE
Master NMI Mask
1 = NMI events are
gated off from
reaching the core
0 = NMI events will
propagate to the CPU
core
RTC/CMOS RAM
Index Register,
Address 0070h;
Programming Notes
Programming Notes
Bit 7 of this register is the master NMI
gate control in a typical PC/AT
Compatible system. For various
reason, this bit has been made to
reside at CSC index 9Dh[2]...
(entire paragraph)
Programming Notes
2-92
Master Software
DRQ(n) Request
Register, Address
00D2h; default bit
values in diagram
0 0 0 0 0 0 0 0
x x x x x x x x
“x” = non-
deterministic.
Master Software
DRQ(n) Request
Register, Address
00D2h; bits 1–0
description
0 0 =
Mask/unmask DMA Channel
4 mask per the REQDMA bit
Mask/unmask DMA Channel
5 mask per the REQDMA bit
Mask/unmask DMA Channel
6 mask per the REQDMA bit
Mask/unmask DMA Channel
7 mask per the REQDMA bit
0 1 =
1 0 =
1 1 =
0 0 =
Set/Reset DMA Channel 4
internal DMA request per the
REQDMA bit
Set/Reset DMA Channel 5
internal DMA request per the
REQDMA bit
Set/Reset DMA Channel 6
internal DMA request per the
REQDMA bit
Set/Reset DMA Channel 7
internal DMA request per the
REQDMA bit
0 1 =
1 0 =
1 1 =
This field selects
the DMA
request channel
to assert or
deassert,
depending on
the state of bit 2.
2-93
Master DMA Mask
Register Channels 4–7,
Address 00D4h; default
bit values in diagram
0 0 0 0 0 0 0 0
x x x x x x x x
“x” = non-
deterministic.
2-94
Master DMA Mode
Register Channels 4–7,
Address 00D6h; default
bit values in diagram
0 0 0 0 0 0 0 0
x x x x x x x x
“x” = non-
deterministic.
2-95
Master DMA Clear Byte
Pointer Register,
Address 00D8h; default
bit values in diagram
0 0 0 0 0 0 0 0
x x x x x x x x
“x” = non-
deterministic.
Table 1.
Corrections to the
élanSC400 Microcontroller Register Set Reference Manual
(Continued)
Page Item
Original Text
Change To
Comment