參數資料
型號: PXAC37
廠商: NXP Semiconductors N.V.
英文描述: XA 16-bit microcontroller family 32K/1024 OTP CAN transport layer controller 1 UART, 1 SPI Port, CAN 2.0B, 32 CAN ID Filters, transport layer co-proce
中文描述: 的XA 16位微控制器系列32K/1024檢察官可以傳輸層控制器1的UART,1個SPI端口,CAN 2.0B總線,32可以讀取器,傳輸層合作proce
文件頁數: 8/68頁
文件大?。?/td> 368K
代理商: PXAC37
Philips Semiconductors
Preliminary specification
XA-C3
XA 16-bit microcontroller family
32K/1024 OTP CAN transport layer controller
1 UART, 1 SPI Port, CAN 2.0B, 32 CAN ID filters, transport layer co-processor
1
2000 Jan 25
GENERAL DESCRIPTION
The XA–C3 is a member of the Philips XA (eXtended Architecture)
family of high–performance 16–bit single–chip microcontrollers. The
XA–C3 combines an array of standard peripherals together with a
PeliCAN CAN 2.0B engine and unique ”Message Management”
hardware to provide integrated support for most CAN Transport
Layer (CTL) protocols such as DeviceNet, CANopen and OSEK. For
additional details, refer to the XA-C3 Overview on page 35.
The XA architecture supports:
Easy 16-bit migration from the 80C51 architecture.
16–bit fully static CPU with 24–bit addressed PROGRAM and
DATA spaces.
Twenty–one 16–bit CPU core registers capable of all arithmetic
and logic operations while serving as memory pointers.
An enhanced orthogonal instruction set tailored for high–level
support of the C language.
Multi–tasking and direct real–time executive support.
Low–power operation intrinsic to the XA architecture includes
Power–Down and Idle modes.
FEATURES IN COMMON WITH XA-G3
Pin–compatibility (CAN RxD and CAN TxD use the XA-G3 NC
pins).
32K bytes of on–chip EPROM PROGRAM memory (see Table 1).
44–pin PLCC (Figure 1 and Table 2) and 44–pin LQFP (Figure 2
and Table 3) packages.
Commercial (0 to 70oC) and Industrial (–40 to 85oC) ranges.
Supports off–chip addressing of PROGRAM and DATA memory
up to 1 megabyte each (20 address lines).
Three standard counter/timers (T0, T1, and T2) with
enhancements such as Auto Reload for PWM outputs.
UART–0 with enhancements such as separate Rx and Tx
interrupts, Break Detection, and Automatic Address Recognition.
Watchdog with a secure WFEED1 / WFEED2 sequence.
Four 8–bit I/O ports with 4 programmable output configurations
per pin.
XA-C3 SPECIFIC FEATURES
32 MHz operating frequency at 4.5 to 5.5V operation.
One Serial Port Interface (SPI)
1024 bytes of on–chip DATA RAM.
42 vectored interrupts. These include 13 maskable Events, 7
Software interrupts, 6 Exceptions, 16 software Traps, segmented
DATA memory, multiple User stacks, and banked registers to
support rapid context switching.
External interfacing via a 16–bit DATA bus width.
XA-C3 CAN AND CTL FEATURES
A PeliCAN CAN 2.0B engine from the SJA1000 Stand–alone CAN
controller which supports 11– and 29–bit IDentifiers and the
maximum CAN data rate (1 Mbps) and CAN Diagnostics.
Hardware “Message Management” support for all major CTL
protocols: DeviceNet, CANopen, OSEK.
Automatic (hardware) assembly of Fragmented Messages via a
Transport Layer Co-Processor. Concurrent assembly of up to 32
separate interleaved Fragmented Messages
32 CAN Transport Layer (CTL) Message Objects are modelled as
a FullCAN Object Superset.
32 separate filters/screeners (one per Message Object), each
allowing a 30–bit ID Match and full 29–bit Mask (i.e., each
filter/screener represents a unique Group address).
Each Message Object can be configured as Receive or Transmit.
A separate message buffer is associated with each CTL Message
Object. 32 message buffers are located in XRAM and managed
by 32 DMA channels. Message buffer size for each Message
Object is independently configurable in length (from 2 to 256
bytes).
For single–chip systems there is a 512–byte (on–chip) XRAM
message buffer, independent of the 1K on–chip DATA RAM, which
is extendable (off–chip) to 8K bytes (i.e., 32 Message Objects that
can be up to 256 bytes each).
LOGIC SYMBOL AND BLOCK DIAGRAM
Refer to Figure 3 for the logic symbol for the XA-C3 and to Figure 4
for a simplified block diagram representation.
UPGRADING XA-G3 DESIGNS TO CAN
XA-G3 NC pins are XA-C3 CAN RxD and CAN TxD pins.
XA-G3 UART–1 is replaced by a Serial Port Interface (SPI)
XA-C3 software must never write to the BCR register
XA-C3 software must initialize BTRH and BTRL with 00h
相關PDF資料
PDF描述
PXB16050U NPN microwave power transistor
PY08-02 INDUSTRIERELAIS FASSUNG PCB
PY08-02186697 SOCKET PCB
PY14 INDUSTRIERELAIS CHASSIS MONTAGESOCKEL
PY14-02 INDUSTRIERELAIS LEITERPL MONTAGESOCKEL
相關代理商/技術參數
參數描述
PXAC37KBA 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:XA 16-bit microcontroller family 32K/1024 OTP CAN transport layer controller 1 UART, 1 SPI Port, CAN 2.0B, 32 CAN ID Filters, transport layer co-proce
PXAC37KBBD 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:XA 16-bit microcontroller family 32K/1024 OTP CAN transport layer controller 1 UART, 1 SPI Port, CAN 2.0B, 32 CAN ID Filters, transport layer co-proce
PXAC37KFA 功能描述:16位微控制器 - MCU OTP32K/1K 32 MHZ CAN EXT PLCC RoHS:否 制造商:Texas Instruments 核心:RISC 處理器系列:MSP430FR572x 數據總線寬度:16 bit 最大時鐘頻率:24 MHz 程序存儲器大小:8 KB 數據 RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:VQFN-40 安裝風格:SMD/SMT
PXAC37KFA/00,512 功能描述:IC XA MCU 16BIT 32K OTP 44-PLCC RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:XA 標準包裝:250 系列:56F8xxx 核心處理器:56800E 芯體尺寸:16-位 速度:60MHz 連通性:CAN,SCI,SPI 外圍設備:POR,PWM,溫度傳感器,WDT 輸入/輸出數:21 程序存儲器容量:40KB(20K x 16) 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:6K x 16 電壓 - 電源 (Vcc/Vdd):2.25 V ~ 3.6 V 數據轉換器:A/D 6x12b 振蕩器型:內部 工作溫度:-40°C ~ 125°C 封裝/外殼:48-LQFP 包裝:托盤 配用:MC56F8323EVME-ND - BOARD EVALUATION MC56F8323
PXAC37KFBD 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:XA 16-bit microcontroller family 32K/1024 OTP CAN transport layer controller 1 UART, 1 SPI Port, CAN 2.0B, 32 CAN ID Filters, transport layer co-proce