參數(shù)資料
型號: PXAC37
廠商: NXP Semiconductors N.V.
英文描述: XA 16-bit microcontroller family 32K/1024 OTP CAN transport layer controller 1 UART, 1 SPI Port, CAN 2.0B, 32 CAN ID Filters, transport layer co-proce
中文描述: 的XA 16位微控制器系列32K/1024檢察官可以傳輸層控制器1的UART,1個(gè)SPI端口,CAN 2.0B總線,32可以讀取器,傳輸層合作proce
文件頁數(shù): 35/68頁
文件大?。?/td> 368K
代理商: PXAC37
Philips Semiconductors
Preliminary specification
XA-C3
XA 16-bit microcontroller family
32K/1024 OTP CAN transport layer controller
1 UART, 1 SPI Port, CAN 2.0B, 32 CAN ID filters, transport layer co-processor
2000 Jan 25
28
AC ELECTRICAL CHARACTERISTICS
Table 20. AC Electrical Characteristics
V
DD
= 4.5V to 5.5V; T
amb
= 0 to +70
°
C for commercial, –40
°
C to +85
°
C for industrial.
SYMBOL
Figure
PARAMETER
VARIABLE CLOCK
UNIT
MIN
MAX
External Clock
f
C
t
C
t
CHCX
t
CLCX
t
CLCH
t
CHCL
Address Cycle
t
CRAR
t
LHLL
t
AVLL
t
LLAX
Code Read Cycle
t
PLPH
t
LLPL
t
AVIVA
t
AVIVB
t
PLIV
t
PXIX
t
PXIZ
t
IXUA
Data Read Cycle
t
RLRH
t
LLRL
t
AVDVA
t
AVDVB
t
RLDV
t
RHDX
t
RHDZ
t
DXUA
Data Write Cycle
t
WLWH
t
LLWL
t
QVWX
t
WHQX
t
AVWL
t
UAWH
WAIT Input
t
WTH
t
WTL
Oscillator frequency
Clock period and CPU timing cycle
Clock high time
Clock low time
Clock rise time
Clock fall time
0
1/f
C
t
C
* 0.5
t
C
* 0.4
32
MHz
ns
ns
ns
ns
ns
22
22
22
22
22
5
5
21
16
16
16
Delay from clock rising edge to ALE rising edge
ALE pulse width (programmable)
Address valid to ALE de–asserted (set–up)
Address hold after ALE de–asserted
10
(V1 * t
C
) – 6
(V1 * t
C
) – 12
(t
C
/2) – 10
46
ns
ns
ns
ns
16
16
16
17
16
16
16
16
PSEN
/
pulse width
ALE de–asserted to PSEN
/
asserted
Address valid to instruction valid, ALE cycle (access time)
Address valid to instruction valid, non–ALE cycle (access time)
PSEN
/
asserted to instruction valid (enable time)
Instruction hold after PSEN
/
de–asserted
Bus 3–State after PSEN
/
de–asserted (disable time)
Hold time of unlatched part of address after instruction latched
(V2 * t
C
) – 10
(t
C
/2) – 7
ns
ns
ns
ns
ns
ns
ns
ns
(V3 * t
C
) – 36
(V4 * t
C
) – 29
(V2 * t
C
) – 29
0
t
C
– 8
0
18
18
18
19
18
18
18
18
RD
/
pulse width
ALE de–asserted to RD
/
asserted
Address valid to data input valid, ALE cycle (access time)
Address valid to data input valid, non–ALE cycle (access time)
RD
/
low to valid data in, enable time
Data hold time after RD
/
de–asserted
Bus 3–State after RD
/
de–asserted (disable time)
Hold time of unlatched part of address after data latched
(V7 * t
C
) – 10
(t
C
/2) – 7
ns
ns
ns
ns
ns
ns
ns
ns
(V6 * t
C
) – 36
(V5 * t
C
) – 29
(V7 * t
C
) – 29
0
t
C
– 8
0
20
20
20
20
20
20
WR
/
pulse width
ALE falling edge to WR
/
asserted
Data valid before WR
/
asserted (data setup time)
Data hold time after WR
/
de–asserted (Note 6)
Address valid to WR
/
asserted (address setup time) (Note 5)
Hold time of unlatched part of address after WR
/
is de–asserted
(V8 * t
C
) – 10
(V12 * t
C
) – 10
(V13 * t
C
) – 22
(V11 * t
C
) – 5
(V9 * t
C
) – 22
(V11 * t
C
) – 7
ns
ns
ns
ns
ns
ns
21
21
WAIT stable after bus strobe (RD
/
, WR
/
, or PSEN
/
) asserted
WAIT hold after bus strobe (RD
/
, WR
/
, or PSEN
/
) assertion
(V10 * t
C
) – 30
ns
ns
(V10 * t
C
) – 5
NOTES:
1.
Load capacitance for all outputs = 80pF.
2.
Variables V1 through V13 reflect programmable bus timing, which is
programmed via the Bus Timing registers (BTRH and BTRL).
Refer to the XA User Guide for details of the bus timing settings.
V1)
This variable represents the programmed width of the ALE pulse
as determined by the ALEW bit in the BTRL register.
V1 = 0.5 if the ALEW bit = 0, and 1.5 if the ALEW bit = 1.
V2)
This variable represents the programmed width of the PSEN
/
pulse
as determined by the CR1 and CR0 bits or the CRA1, CRA0, and
ALEW bits in the BTRL register.
For a bus cycle with
no
ALE, V2 = 1 if CR1/0 = 00, 2 if CR1/0
= 01, 3 if CR1/0 = 10, and 4 if CR1/0 = 11. Note that during
burst mode code fetches, PSEN
/
does not exhibit transitions at
the boundaries of bus cycles. V2 still applies for the purpose of
determining peripheral timing requirements.
For a bus cycle
with
an ALE, V2 = the total bus cycle duration
(2 if CRA1/0 = 00, 3 if CRA1/0 = 01, 4 if CRA1/0 = 10,
and 5 if CRA1/0 = 11) minus the number of clocks used by
ALE (V1 + 0.5).
Example: If CRA1/0 = 10 and ALEW = 1, the V2 = 4 – (1.5 +
0.5) = 2.
This variable represents the programmed length of an entire code
read cycle
with
ALE. This time is determined by the CRA1 and
CRA0 bits in the BTRL register. V3 = the total bus cycle duration (2
if CRA1/0 = 00, 3 if CRA1/0 = 01, 4 if CRA1/0 = 10,
and 5 if CRA1/0 = 11).
V3)
相關(guān)PDF資料
PDF描述
PXB16050U NPN microwave power transistor
PY08-02 INDUSTRIERELAIS FASSUNG PCB
PY08-02186697 SOCKET PCB
PY14 INDUSTRIERELAIS CHASSIS MONTAGESOCKEL
PY14-02 INDUSTRIERELAIS LEITERPL MONTAGESOCKEL
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PXAC37KBA 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:XA 16-bit microcontroller family 32K/1024 OTP CAN transport layer controller 1 UART, 1 SPI Port, CAN 2.0B, 32 CAN ID Filters, transport layer co-proce
PXAC37KBBD 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:XA 16-bit microcontroller family 32K/1024 OTP CAN transport layer controller 1 UART, 1 SPI Port, CAN 2.0B, 32 CAN ID Filters, transport layer co-proce
PXAC37KFA 功能描述:16位微控制器 - MCU OTP32K/1K 32 MHZ CAN EXT PLCC RoHS:否 制造商:Texas Instruments 核心:RISC 處理器系列:MSP430FR572x 數(shù)據(jù)總線寬度:16 bit 最大時(shí)鐘頻率:24 MHz 程序存儲器大小:8 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:VQFN-40 安裝風(fēng)格:SMD/SMT
PXAC37KFA/00,512 功能描述:IC XA MCU 16BIT 32K OTP 44-PLCC RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:XA 標(biāo)準(zhǔn)包裝:250 系列:56F8xxx 核心處理器:56800E 芯體尺寸:16-位 速度:60MHz 連通性:CAN,SCI,SPI 外圍設(shè)備:POR,PWM,溫度傳感器,WDT 輸入/輸出數(shù):21 程序存儲器容量:40KB(20K x 16) 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:6K x 16 電壓 - 電源 (Vcc/Vdd):2.25 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 6x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 125°C 封裝/外殼:48-LQFP 包裝:托盤 配用:MC56F8323EVME-ND - BOARD EVALUATION MC56F8323
PXAC37KFBD 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:XA 16-bit microcontroller family 32K/1024 OTP CAN transport layer controller 1 UART, 1 SPI Port, CAN 2.0B, 32 CAN ID Filters, transport layer co-proce