- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383786 > PSD954F2V-90M (意法半導(dǎo)體) Flash In-System Programmable ISP Peripherals For 8-bit MCUs PDF資料下載
參數(shù)資料
| 型號(hào)： | PSD954F2V-90M |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | Flash In-System Programmable ISP Peripherals For 8-bit MCUs |
| 中文描述： | Flash在系統(tǒng)可編程ISP的外設(shè)的8位微控制器 |
| 文件頁數(shù)： | 32/94頁 |
| 文件大小： | 476K |
| 代理商： | PSD954F2V-90M |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁當(dāng)前第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁
The
PSD9XX
Functional
Blocks
(cont.)
Level 1
SRAM, I/O
Level 2
Secondary Flash Memory
Highest Priority
Lowest Priority
Level 3
Main Flash Memory
Figure 5. Priority Level of Memory and I/OComponents
9.1.3.1. Memory Select Configuration for MCUs with Separate Program and Data Spaces
The 8031 and compatible family of microcontrollers, which includes the 80C51, 80C151,
80C251, 80C51XA, and the C500 family have separate address spaces for code memory
(selected using PSEN) and data memory (selected using RD). Any of the memories
within the PSD9XX can reside in either space or both spaces. This is controlled through
manipulation of the VM register that resides in the PSD
’
s CSIOP space.
The VM register is set using PSDsoft to have an initial value. It can subsequently be
changed by the microcontroller so that memory mapping can be changed on-the-fly.
For example, you may wish to have SRAM and Flash in Data Space at boot, and Boot
Block in Program Space at boot, and later swap Boot Block and Flash. This is easily done
with the VM register by using PSDsoft to configure it for boot up and having the microcon-
troller change it when desired.
Table 13 describes the VM Register.
Bit 7*
Bit 6*
Bit 5*
Bit 4
FL_Data Boot_Data
Bit 3
Bit 2
FL_Code
Bit 1
Bit 0
Boot_Code SRAM_Code
*
*
*
0 = RD
can
’
t
access
Flash
0 = RD
can
’
t
access
Secondary
Flash
0 = PSEN
can
’
t
access
Flash
0 = PSEN
can
’
t
access
Secondary
Flash
0 = PSEN
can
’
t
access
SRAM
*
*
*
1 = RD
access
Flash
1 = RD
access
Secondary
Flash
1 = PSEN
access
Flash
1 = PSEN
access
Secondary
Flash
1 = PSEN
access
SRAM
Table 13. VM Register
NOTE:
Bits 5-7 are not used, should set to
“
0
”
.
PSD9XX Family
Preliminary Information
28
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PSD954F2V-12JI | Flash In-System Programmable ISP Peripherals For 8-bit MCUs |
| PSD934F2 | Flash In-System Programmable ISP Peripherals For 8-bit MCUs |
| PSD934F2-70J | Flash In-System Programmable ISP Peripherals For 8-bit MCUs |
| PSD934F2-70M | Flash In-System Programmable ISP Peripherals For 8-bit MCUs |
| PSD934F2-90J | Flash In-System Programmable ISP Peripherals For 8-bit MCUs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PS-DA0104-01 | 制造商:POWER-SYSTEMS 制造商全稱:Power Systems GmbH+Co.KG 功能描述:DC-AC INVERTER UNIT 4 W SINGLE OUTPUTS |
| PS-DA0104-01S | 制造商:POWER-SYSTEMS 制造商全稱:Power Systems GmbH+Co.KG 功能描述:DC-AC INVERTER UNIT 4 W SINGLE OUTPUTS |
| PS-DA0105-01 | 制造商:POWER-SYSTEMS 制造商全稱:Power Systems GmbH+Co.KG 功能描述:DC-AC INVERTER UNIT 4 W SINGLE OUTPUTS |
| PS-DA0105-01S | 制造商:POWER-SYSTEMS 制造商全稱:Power Systems GmbH+Co.KG 功能描述:DC-AC INVERTER UNIT 4 W SINGLE OUTPUTS |
| PS-DA0105-03 | 制造商:POWER-SYSTEMS 制造商全稱:Power Systems GmbH+Co.KG 功能描述:DC-AC INVERTER UNIT 4 W SINGLE OUTPUTS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。