- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11258 > PIC14000T-20I/SS (Microchip Technology)IC MCU OTP 4KX14 A/D 28SSOP PDF資料下載
參數(shù)資料
| 型號： | PIC14000T-20I/SS |
| 廠商： | Microchip Technology |
| 文件頁數(shù)： | 87/153頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MCU OTP 4KX14 A/D 28SSOP |
| 產(chǎn)品培訓模塊： | Asynchronous Stimulus |
| 標準包裝： | 2,100 |
| 系列： | PIC® 14 |
| 核心處理器： | PIC |
| 芯體尺寸： | 8-位 |
| 速度： | 20MHz |
| 連通性： | I²C |
| 外圍設備： | POR，溫度傳感器，WDT |
| 輸入/輸出數(shù)： | 20 |
| 程序存儲器容量： | 7KB（4K x 14） |
| 程序存儲器類型： | OTP |
| RAM 容量： | 192 x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 2.7 V ~ 6 V |
| 數(shù)據(jù)轉(zhuǎn)換器： | 斜率 A/D |
| 振蕩器型： | 內(nèi)部 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 28-SSOP（0.209"，5.30mm 寬） |
| 包裝： | 帶卷 (TR) |
| 配用： | 309-1025-ND - ADAPTER 28-SSOP TO 28-DIP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁當前第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁
1996 Microchip Technology Inc.
Preliminary
DS40122B-page 39
PIC14000
6.2
Using Timer0 with External Clock
When the external clock input (pin RC3/T0CKI) is used
for Timer0, it must meet certain requirements. The
external clock requirement is due to internal phase
clock (TOSC) synchronization. Also, there is a delay in
the actual incrementing of TMR0 after synchronization.
6.2.1
EXTERNAL CLOCK SYNCHRONIZATION
When no prescaler is used, the external clock input is
the same as the prescaler output. The synchronization
of
T0CKI
with
the
internal
phase
clocks
is
accomplished by sampling the prescaler output on the
Q2 and Q4 cycles of the internal phase clocks
(Figure 6-5). Therefore, it is necessary for T0CKI to be
high for at least 2Tosc (and a small RC delay of 20 ns)
and low for at least 2Tosc (and a small RC delay of
20 ns).
When a prescaler is used, the external clock input is
divided by the asynchronous ripple counter-type
prescaler so that the prescaler output is symmetrical.
For
the
external
clock
to
meet
the
sampling
requirement, the ripple counter must be taken into
account. Therefore, it is necessary for T0CKI to have a
period of at least 4Tosc (and a small RC delay of 40 ns)
divided by the prescaler value. The only requirement
on T0CKI high and low time is that they do not violate
the minimum pulse width requirement of 10 ns.
6.2.2
TIMER0 INCREMENT DELAY
Since the prescaler output is synchronized with the
internal clocks, there is a small delay from the time the
external clock edge occurs to the time the Timer0
module is actually incremented. Figure 6-5 shows the
delay from the external clock edge to the timer
incrementing.
6.3
Prescaler
An 8-bit counter is available as a prescaler for the
Timer0 module, or as a post-scaler for the Watchdog
Timer (Figure 6-1). For simplicity, this counter is being
referred to as “prescaler” throughout this data sheet.
Note that there is only one prescaler available which is
mutually exclusive between the Timer0 module and the
Watchdog Timer. Thus, a prescaler assignment for the
Timer0 module means that there is no prescaler for the
Watchdog Timer, and vice-versa.
Bit PSA and PS2:PS0 (OPTION<3:0>) determine the
prescaler assignment and prescale ratio.
When assigned to the Timer0 module, all instructions
writing to the Timer0 module (e.g., CLRF 1, MOVWF 1,
BSF 1,x
) will clear the prescaler. When assigned to
WDT, a CLRWDT instruction will clear the prescaler
along with the Watchdog Timer. The prescaler is not
readable or writable.
FIGURE 6-5:
TIMER0 TIMING WITH EXTERNAL CLOCK
INCREMENT TMR0 (Q4)
EXT CLOCK INPUT OR
Q1 Q2 Q3 Q4
TMR0
T0
T0 + 1
T0 + 2
Small pulse
misses sampling
EXT CLOCK/PRESCALER
OUTPUT AFTER SAMPLING
(note 3)
1.
2.
3.
Delay from clock input change to TMR0 increment is 3 TOSC to 7 TOSC. (Duration of Q = TOSC).
Therefore, the error in measuring the interval between two edges on TMR0 input =
± 4 tosc max.
External clock if no prescaler selected, Prescaler output otherwise.
The arrows indicate the points in time where sampling occurs.
Notes:
PRESCALER OUT (NOTE 2)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GRM32CR72A105KA35L | CAP CER 1UF 100V 10% X7R 1210 |
| VI-22Y-IV-F2 | CONVERTER MOD DC/DC 3.3V 99W |
| ADG839YKSZ-REEL | IC SWITCH SPDT SC70-6 |
| ADG701LBRJZ-REEL7 | IC SWITCH SPST CMOS SOT23-5 |
| ADG702LBRJZ-REEL7 | IC SWITCH SPST CMOS SOT23-5 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PIC-1503 | 制造商:KODENSHI 制造商全稱:KODENSHI KOREA CORP. 功能描述:Photo IC(photodiode with signal processing) |
| PIC152N-A | 制造商:SELEC CONTROLS 功能描述:PROCESS INDICATOR,2 ALARMS,1/8DIN,4DIGIT,RELAY OUTPUT |
| PIC152N-B-2 | 制造商:SELEC CONTROLS 功能描述:PROCESS INDICATOR,2 ALARMS,RETRANSMISSION OUTPUT |
| PIC163F73-I/SP | 制造商:Microchip Technology Inc 功能描述:8BIT RISC - Bulk |
| PIC1655A-278 | 制造商:GI 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。