- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1962 > PI7C9X7952AFDE (Pericom)IC PCIE-TO-UART BRIDGE 128LQFP PDF資料下載
參數(shù)資料
| 型號： | PI7C9X7952AFDE |
| 廠商： | Pericom |
| 文件頁數(shù)： | 8/68頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PCIE-TO-UART BRIDGE 128LQFP |
| 標準包裝： | 90 |
| 應(yīng)用： | PCIe至UART橋接 |
| 接口： | 高級配置電源接口（ACPI） |
| 電源電壓： | 1.8V, 3.3V |
| 封裝/外殼： | 128-LQFP 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 128-LQFP（14x14） |
| 包裝： | 托盤 |
| 安裝類型： | 表面貼裝 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁
PI7C9X7952
PCI Express Dual UART
Datasheet
Page 16 of 68
May 2013 – Revision 1.4
Pericom Semiconductor
5. FUNCTIONAL DESCRIPTION
The PI7C9X7952 is an integrated solution of two high-performance 16C550 UARTs with one x1 PCI
Express host interface. The PCI Express host interface is compliant with the PCI Express Base
Specification 1.1, PCI Express CEM Specification 1.1, and PCI Power Management 1.2. In addition, the
chip is compliant with the Advanced Configuration Power Interface (ACPI) Specification and the PCI
Standard Hot-Plug Controller (SHPC) and Subsystem Specification Revision 1.0. The x1 PCI Express host
interface supports up to 2.5 Gbps bandwidth and complete PCI Express configuration register set. The PCI
Express interface allows direct access to the configuration and status registers of the UART channels.
The UARTs in the PI7C9X7952 support the complete register set of the 16C550-type devices. The UARTs
support Baud Rates up to 15 Mbps in asynchronous mode. Each UART channel has 128-byte deep transmit
and receive FIFOs. The high-speed FIFOs reduce CPU utilization and improve data throughput. In addition,
the UARTs support enhanced features including automated in-band flow control using programmable Xon/
Xoff in both directions, automated out-band flow control using CTS#/ RTS# and/or DRS#/ DTR#, and
arbitrary transmit and receive trigger levels.
5.1. CONFIGURATION SPACE
The PI7C9X7952 has two sets of registers to allow various configuration and status monitoring functions.
The PCI Express Configuration Space Registers enable the plug-and-play and auto-configuration when the
device is connected to the PCI Express system bus. The UART configuration and internal registers enable
the general UART operation functions, status control and monitoring.
5.1.1.
PCI Express Configuration Space
The PI7C9X7952 is recognized as a PCI Express endpoint, which is mapped into the configuration space as
a single logical device. Each endpoint in the system, including the PI7C9X7952, is part of a Hierarchy
Domains originated by the Root Complex, which is a tree with a Root Port at its head in the configuration
space. The device configuration registers are implemented for the user to access the functionalities provided
by the PCI Express specification. The specification utilizes a flat memory-mapped configuration space to
access device configuration registers.
All PCI Express endpoints facilitate a PCI-compatible configuration space to maintain compatibility with
PCI software configuration mechanism. PCI Local Bus Specification, Revision 3.0 allocates 256 bytes per
device function. PCI Express Base Specification 1.1 extends the configuration space to 4096 bytes to allow
enhanced features. The first 256 bytes of the PCI Express Configuration Space are PCI 3.0 compatible
region, and the rest of the 4096 bytes are PCI Express Configuration Space. The user can access the PCI 3.0
compatible region either by conventional PCI 3.0 configuration addresses or by the PCI Express
memory-mapping addresses. These two types of accesses to the PCI 3.0 compatible region have identical
results. The enhanced features in the PCI Express configuration space can only be accessed by PCI Express
memory-mapping accesses.
5.1.2.
UART Configuration Space
Through the UART registers, the user can control and monitor various functionalities of the UARTs on the
PI7C9X7952 including FIFOs, interrupt status, line status, modem status and sample clock. Each of the
UART’s transmit and receive data FIFOs can be conveniently accessed by reading and writing the registers
in the UART configuration space. These registers allow flexible programming capability and versatile
device operations of the PI7C9X7952. Each UART is accessed through an 8-byte I/O blocks. The addresses
13-0092
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PI7C9X7954AFDE | IC PCIE-TO-UART BRIDGE 128LQFP |
| PI7C9X7958ANBE | IC PCIE-TO-UART BRIDGE 160LFBGA |
| PI90LV017AUEX | IC LVDS DIFF LINE DVR 3V 8-MSOP |
| PI90LV01TEX | IC LVDS DIFF LINE DRVR SOT23-5 |
| PI90LV027AW | IC DUAL LVDS LINE DRIVER 8-SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PI7C9X7952AFDEX | 制造商:Pericom Semiconductor Corporation 功能描述: |
| PI7C9X7954AEVB | 制造商:Pericom Semiconductor Corporation 功能描述:EVAL BOARD PI7C9X7954/52A |
| PI7C9X7954AFDE | 功能描述:外圍驅(qū)動器與原件 - PCI X1 PCIE-UART 4 Channel Bridge RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| PI7C9X7958AEVB | 制造商:Pericom Semiconductor Corporation 功能描述:7958A EVAL BOARD 制造商:Pericom Semiconductor Corporation 功能描述:EVAL BOARD PI7C9X7958A 制造商:Pericom Semiconductor Corporation 功能描述:8 Port PCI Express UART I/O Bridge Evaluation Board |
| PI7C9X7958ANBE | 功能描述:外圍驅(qū)動器與原件 - PCI X1 PCIE-UART 8 Channel Bridge RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。