
Data Sheet
85
Rev. 1.2, 2006-01-26
QuadFALC
TM
PEF 22554 E
Functional Description E1/T1/J1
3
Functional Description E1/T1/J1
3.1
Compatibility
To ensure an easy transition from QuadFALC
TM V2.1 to QuadFALCTM V3.1 designs, software written for the
QuadFALC
TM V2.1 can be used for the v3.1 without changes and hardware compatibility is supported. Board
space is saved by using a P/PG-LBGA-160-1 package.
3.1.1
Software Compatibility
The QuadFALC
TM device contains analog and digital function blocks that are configured and controlled by an
external microprocessor or micro controller, using either the asynchronous interface, SPI bus or SCI bus.
The QuadFALC
TM Version 3.1 can be used in two basic modes.
The “Compatibility Mode” option (GPC6.COMP_DIS = 0
B) ensures an easy transition of designs from
QuadFALC
Version 2.1 to QuadFALCTM Version 3.1, software written for the QuadFALC version V2.1 can
be used for the QuadFALC
TM Version 3.1 without changes.
The “Generic Mode” option (GPC6.COMP_DIS = 1
B) offers additionally a more flexible configuration of the
clock system where additional registers are used, see Table 65.
As in the QuadFALC
TM Version 2.1 the register addresses are always 10 bit wide.
If compatibility mode is selected, the version status register VSTR shows the same value as in QuadFALC
V2.1
while the JTAG boundary scan ID is always the QuadFALC
TM Version 3.1 number and not affected by the mode
selection. In compatibility mode the behavior of the clocking system is the same as in the QuadFALC
V2.1. The
multi function pin RPC has the function RCLK after reset (Register bits PC1.RPC(3:0)).
The SPI bus or SCI bus can be used also in compatibility mode.
All of the additional features except the more flexible configuration of the clock systerm are available also in
compatibility mode, but are disabled by default and must be activated by software.
3.1.2
Hardware Compatibility
The QuadFALC
TM Version 3.1 is hardware and pin compatibel to the QuadFALCTM Version 2.1.
The QuadFALC
TM requires two supply voltages, 1.8 V and 3.3 V, see Figure 8. For compatibility reasons, it is possible to operate the device off a single 3.3 V supply, with the 1.8 V supply being generated internally by an on-
chip regulator, see Figure 7. In order to minimize power dissipation, it is recommended to operate the device using
separate external 3.3 Vand 1.8 V supplies. Please note that the 1.8 V supply requires de-coupling whether
generated on-chip or externally. Supply voltage selection is done by the pin VSEL.
An additional pin functionality IM1 can be used to select the additional serial interfaces SPI and SCI bus. Because
this ball or pin is used for V
SS in version 2.1, the asynchronous interface (Motorola or Intel) mode is selected for
the QuadFALC
TM Version 3.1 automatically if no change is made on the board (IM1 connected to ground), see
An additional ball or pin READY_EN can be used to activate the output functionality of the additional ball or pin
READY/ DTACK. for the asynchronous micro controller interface. Because the READY_EN ball or pin is used for
V
SS in version 2.1, the ball or pin READY/ DTACK is not active (is in tri-state mode) if no change is made on the
board. Therefore for the READY/ DTACK ball or pin also the board needs not to be changed. See also
Some pins of the micro controller interface have different functions if the SPI or SCI bus is selected as interface
to the micro controller. The functions are unchanged if the asynchronous micro controller interface is selected, see
The balls RLAS2(1:4) of the additional separate analog switches at the receive line interfaces (supported only in
P/PG-LBGA-160-1 package) can be connected to VSSX as for the QuadFALC
V2.1, if the analog switches are
not used.
Because of the integrated serial resistors R
TX in the transmit line interface of the QuadFALC
TM Version 3.1 (see
SER must be changed against that of the Version 3.1.