- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367854 > PDI1394P21 (NXP Semiconductors N.V.) 3-port Physical Layer Interface(三端口物理層接口) PDF資料下載
參數(shù)資料
| 型號(hào)： | PDI1394P21 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | 3-port Physical Layer Interface(三端口物理層接口) |
| 中文描述： | 三端口物理層接口（三端口物理層接口） |
| 文件頁(yè)數(shù)： | 3/28頁(yè) |
| 文件大?。?/td> | 148K |
| 代理商： | PDI1394P21 |
第1頁(yè)第2頁(yè)當(dāng)前第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)
Philips Semiconductors
Objective specification
PDI1394P21
3-port physical layer interface
1999 Jul 09
3
4.0
PIN CONFIGURATION
N
1
2
3
4
5
6
7
23
24
25
26
27
28
29
LREQ
SYSCLK
DGND
CTL0
CTL1
D0
DVDD
30
31
21
22
8
9
10
11
D1
NC
D3
D2
PDI1394P21
12
13
14
15
16
17
D4
D5
D6
D7
CNA
DGND
18
19
20
PD
LPS
DGND
32
33
34
35
36
D
C
P
P
P
/
C
D
D
D
N
T
T
A
A
A
60
59
58
57
56
55
54
AGND
TPBIAS2
TPA2+
TPA2–
TPB2+
AVDD
TPB2–
53
52
51
50
TPBIAS1
TPA1+
TPB1+
TPA1–
49
48
47
46
45
44
TPB1–
AVDD
AVDD
TPBIAS0
TPA0–
TPA0+
43
42
41
TPB0+
TPB0–
AGND
78
77
76
75
74
73
72
71
70
80
79
69
68
67
66
65
D
D
/
X
X
P
P
P
N
D
D
D
R
R
A
37
38
39
40
64
63
62
61
A
A
A
A
A
A
A
A
SV001742
5.0
PIN DESCRIPTION
Name
Pin Type
Pin Numbers
I/O
Description
AGND
Supply
36, 37, 38, 39, 40,
41, 60, 61, 64, 65
—
Analog circuit ground terminals. These terminals should be tied together
to the low impedance circuit board ground plane.
AVDD
Supply
34, 35, 47, 48, 54,
62, 63
—
Analog circuit power terminals. A combination of high frequency
decoupling capacitors near each terminal are suggested, such as
paralleled 0.1
μ
F and 0.001
μ
F. Lower frequency 10
μ
F filtering
capacitors are also recommended. These supply terminals are
separated from PLLVDD and DVDD internal to the device to provide
noise isolation. They should be tied at a low impedance point on the
circuit board.
CNA
CMOS
17
O
Cable Not Active output. This terminal is asserted high when there are
no ports receiving incoming bias voltage.
CPS
CMOS
27
I
Cable Power Status input. This terminal is normally connected to cable
power through a 370–410 k
resistor. This circuit drives an internal
comparator that is used to detect the presence of cable power.
CTL0,
CTL1
CMOS 5V tol
4, 5
I/O
Control I/Os. These bi-directional signals control communication
between the PDI1394P21 and the LLC. Bus holders are built into
these terminals.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PDI1394P22 | 3-port Physical Layer Interface(三端口物理層接口) |
| PDI1394P24 | 2-port 400 Mbps physical layer interface(2端口 400 Mbps物理層接口) |
| PDI40C1D00 | |
| PDI40C1300 | |
| PDI40C130R | |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PDI1394P21BE | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:3-port physical layer interface |
| PDI1394P22 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:3-port physical layer interface |
| PDI1394P22BD | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:3-port physical layer interface |
| PDI1394P23 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:2-port/1-port 400 Mbps physical layer interface |
| PDI1394P23BD | 功能描述:IC IEEE 1394 LINK CTRLR 64LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 標(biāo)準(zhǔn)包裝:3,000 系列:- 應(yīng)用:PDA，便攜式音頻/視頻，智能電話 接口:I²C，2 線串口 電源電壓:1.65 V ~ 3.6 V 封裝/外殼:24-WQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-QFN 裸露焊盤（4x4） 包裝:帶卷 (TR) 安裝類型:表面貼裝 產(chǎn)品目錄頁(yè)面:1015 (CN2011-ZH PDF) 其它名稱:296-25223-2 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。