![](http://datasheet.mmic.net.cn/370000/OZ6933_datasheet_16728150/OZ6933_7.png)
OZ6933
OZ6933-SF-1.7
Page 7
Pin Number
TQFP
204
Pin Name
Description
BGA
F6
Input
Type
Power
Rail
Drive
INTB#
PCI Bus Interrupt B: T
his output
indicates
a
programmable
request generated from any of a number
of card actions. Although there is no
specific
mapping
connecting
interrupt
OZ6933 to the system, a common use is
to connect this pin to the system PCI bus
INTB# signal.
IRQSER/SOUT#/IRQ5:
In PC/PCI Serial
Interrupt Signaling mode, this pin is the
serial interrupt output, SOUT#. In PC/Way
mode, this pin is the IRQ serializer pin to
the interrupt controller. In the parallel ISA
mode, this pin is the ISA IRQ5
IRQ7/SIN#/B_VPP_PGM:
In PC/PCI
Serial Input Signaling mode, this pin is the
serial interrupt input, SIN#. In the parallel
ISA mode, this pin is the ISA IRQ7. This
pin also can be configured as parallel
power control pin B_VPP_PGM
Grant:
This signal indicates that access
to the bus has been granted.
Request:
This signal indicates to the
arbiter that the OZ6933 requests use of
the bus.
PCI LOCK#:
This signal is used by a PCI
master to perform a locked transaction to
a target memory. LOCK# is used to
prevent more than one master from using
a particular system resource.
PCI Bus VCC:
These pins must be
connected to a 3.3-volt power supply. The
PCI bus interface pin outputs listed in this
table (Table 2-1) will operate at the
voltage applied to these pins, independent
of the voltage applied to other OZ6933 pin
groups.
interrupt
requirement
lines
for
the
from
-
TO
4
PCI Spec
IRQSER/
SOUT#/
IRQ5
205
C5
TTL
I/O
4
PCI Spec
IRQ7/SIN#/
B_VPP_PGM
206
E6
TTL
I/O
1
6mA
GNT#
2
F5
TTL
I
4
PCI Spec
REQ#
3
G6
N/A
TO
4
PCI Spec
LOCK#
58
V5
TTL
I/O
4
PCI Spec
PCI_VCC
6, 21, 37, 50
F2, J5, M6, P5
-
PWR
-
-
PCMCIA Sockets Interface Pins
Socket A pin number --- Socket B pin number
Pin Number
Socket A
TQFP
112
Socket B
TQFP
188
Name
1
Description
2
BGA
N15
BGA
F9
Qty
I/O
Pwr
Drive
-REG#/
CCBE3#
Register Access:
During PCMCIA
memory cycles, this output chooses
between
attribute
memory. During I/O cycles for non-DMA
transfers, this signal is active (low).
During ATA mode, this signal is always
inactive. For DMA cycles on the
OZ6933 to a DMA-capable card, -REG
is inactive during I/O cycles to indicate
DACK to the PCMCIA card.
CardBus Command Byte Enable:
In
CardBus mode, this pin is the CCBE3#.
and
common
1
I/O
2 or 3
CardBus
spec.
A[25:24]/
CAD[19, 17]
PCMCIA socket address 25:24 outputs.
CardBus
Address/Data:
mode, these pins are the CAD bits 19
and 17.
PCMCIA socket address 23 output.
CardBus Frame:
In CardBus mode,
this pin is the CFRAME# signal.
CardBus
102,
99
U15,
W15
176,
174
C11,
A11
2
I/O
2 or 3
CardBus
spec.
A23/
CFRAME#
96
U14
172
B12
1
I/O
2 or 3
CardBus
spec.