
NCN6004A
http://onsemi.com
38
PIN FUNCTIONS AND DESCRIPTION
. . . . . .
POWER SUPPLY SECTION
. . . . . . . . . . . . . . .
DIGITAL INPUT SECTION @ 2.70 < VCC < 5.50V,
Normal Operating Mode
. . . . . . . . . . . . . . . . . .
CARD INTERFACE SECTION @ 2.70 < VCC < 5.50V,
Normal Operating Mode
. . . . . . . . . . . . . . . . . .
DIGITAL DYNAMIC SECTION NORMAL OPERATING
MODE
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
DIGITAL DYNAMIC SECTION PROGRAMMING MODE
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
PROGRAMMING AND STATUS FUNCTIONS
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
SYSTEM STATES UPON START UP
. . . . . . .
PARALLEL/MULTIPLEXED OPERATION MODES
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
CARD POWER SUPPLY TIMING
. . . . . . . . . . .
POWER DOWN OPERATION
. . . . . . . . . . . . . .
CARD DETECTION
. . . . . . . . . . . . . . . . . . . . . .
POWER MANAGEMENT
. . . . . . . . . . . . . . . . . .
OUTPUT VOLTAGE PROGRAMMING
. . . . . .
DC/DC CONVERTER
. . . . . . . . . . . . . . . . . . . . .
CLOCK DIVIDER
. . . . . . . . . . . . . . . . . . . . . . . .
PARALLEL OPERATION
. . . . . . . . . . . . . . . . . .
DATA I/O LEVEL SHIFTER
. . . . . . . . . . . . . . . .
ESD PROTECTION
. . . . . . . . . . . . . . . . . . . . . .
SECURITY FEATURES
. . . . . . . . . . . . . . . . . . .
TEST BOARD SCHEMATIC DIAGRAM
. . . . .
Figures
. . . . . . . . . . . . . . . . . . . .
Figure 2: Typical Applications . . . . . . . . . . . .
Figure 3: Block Diagram
. . . . . . . . . . . . . . . . .
Figure 4: Programming Sequence . . . . . . . .
Figure 5: Reading ANLG_VCC Status . . . . .
Figure 6: Simplified MUX_MODE Logic and Multiplex CIrcuit
. . . . . . . . . . . . . . . . . . . . . . . . .
Figure 7: Card Power Supply Turn ON and Shut OFF Typical Sequence
. . . . . . . . . . . . . .
Figure 8: Card Power Down Sequence . . . .
Figure 9: Power Down Sequence . . . . . . . . .
Figure 10: Power Down Sequence: Timing Details
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Figure 11: Typical Interrupt Sequence . . . . .
Figure 12: Card Power Supply Controls . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Figure 13: Power On Sequence Timing . . . .
Figure 14: Power On and CARD_SEL Sequence Timings
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Figure 15: Basic DC/DC Converter Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Figure 16: Theoretical DC/DC Operating . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Figure 17: Typical CRD_VCC Ripple Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Figure 18: Typical Card Voltage Turn ON and Startup . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Figure 19: Typical Card Supply Turn OFF . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Figure 20: CRD_VCC Efficiency as a Function of the Input Supply Voltage
. . . . . . . . . . . . . . . . . . . .
Figure 21: Typical Output Voltage Ripple . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Figure 22: Output Current Limit . . . . . . . . . . .
Figure 23: Output Current Limit as a Function of the Temperature
. . . . . . . . . . . . . . . . . . . . . . . . . . . .
Figure 24: Simplified Frequency Divider and Programming Functions
. . . . . . . . . . . . . . . . .
Figure 25: Clock Programming Timings28 . . .
Divider Operation
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Figure 27: Clock Divider: 8 to 1 Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Figure 28: Clock Divider Timing Details . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Figure 29: Clock Divider: Run to Stop High Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Figure 29: Typical Rise and Fall Time in Fast and Slow
Operating Mode
. . . . . . . . . . . . . . . . . . . . . . . . .
Figure 30: Parallel Operation Wiring "
MUX_MODE = High
. . . . . . . . . . . . . . . . . . . . . .
Figure 31: Multiplexed Operation Wiring "
MUX_MODE = Low
. . . . . . . . . . . . . . . . . . . . . .
Figure 32: Dual Bidirectional I/O line Level Shifter and Multiplex
. . . . . . . . . . . . . . . . . . . . . . . . . . .
Figure 33: Typical I/O Rise and Fall Time . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Figure 34: Test Board Schematic Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Figure 35: Demo Board PCB Top Overlay . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Figure 37: Demo Board PCB Top Layer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Figure 38: Demo Board PCB Bottom Layer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Table 1 :Programming and Reading Basic Functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Table 2: Programming Functions . . . . . . . . .
Table 3: Status Pins Data . . . . . . . . . . . . . . . .
Table 4: Operating Conditions Upon Startup . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Table 5: Card Detection Polarity . . . . . . . . . .
Table 6: Ceramic/Electrolytic Capacitors Comparison . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Table 7: Programming Clock Routing . . . . .
Table 8: Output Clock Slope Selection . . . .