- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361075 > NB4N441 (ON SEMICONDUCTOR) 3.3V Serial Input MultiProtocol PLL Clock Synthesizer, Differential LVPECL Output(3.3V串行輸入多協(xié)議PLL時(shí)鐘合成器, 差分LVPECL輸出) PDF資料下載
參數(shù)資料
| 型號： | NB4N441 |
| 廠商： | ON SEMICONDUCTOR |
| 英文描述： | 3.3V Serial Input MultiProtocol PLL Clock Synthesizer, Differential LVPECL Output(3.3V串行輸入多協(xié)議PLL時(shí)鐘合成器, 差分LVPECL輸出) |
| 中文描述： | 3.3串行輸入多協(xié)議PLL時(shí)鐘合成器，差分LVPECL輸出電壓（3.3V串行輸入多協(xié)議PLL的時(shí)鐘合成器，差分LVPECL的輸出） |
| 文件頁數(shù)： | 7/12頁 |
| 文件大?。?/td> | 168K |
| 代理商： | NB4N441 |
NB4N441
http://onsemi.com
7
APPLICATIONS INFORMATION
General
The NB4N441 is a precision clock synthesizer which
generates a differential LVPECL clock output frequency
from 12.5 MHz to 425 MHz. A three
wire SPI interface is
used to configure the device to produce the exact frequency
of one of sixteen predefined popular standard protocol
output frequencies from a single 27 MHz crystal reference;
see Table 1. This serial interface gives the user complete
control of each internal counter/divider.
If a different or custom output frequency is required, the
SPI interface can also enable the user to configure the device
for frequencies not specified in Table 1.
Input Clock / Crystal Functionality
To generate the exact protocol frequencies in Table 1, a
27.000 MHz frequency source is required. This can be
accomplished by connecting a 27.000 MHz crystal across
the XTAL1 and XTAL2 pins. If driving single ended, use the
XTAL1 pin and leave XTAL2 floating. The CLK/XTAL1
input will accept a LVTTL/LVCMOS input.
Frequency Control Logic Configuration
The NB4N441 includes a 5
bit input prescaler, a 10
bit
divider for the PLL feedback path and a 3
bit Output
Divider, which divides the VCO frequency by 2, 4, 8, 16, or
32. The Frequency Control Logic for the NB4N441
configures these dividers and counters through the
Serial inputs and will select one of the sixteen
predetermined clock frequencies in Table 1. The serial
interface can also be used to configure the device for user
specified custom frequencies not specified in Table 1.
Output frequencies are generated based on the following
equation: F
OUT
= (F
xtal
/P) * M
that
the
internal
400 MHz < VCO < 850 MHz with VCO = F
OUT
* N and
10 MHz < F
xtal
< 28 MHz.
N, with the stipulation
VCO
frequency
be
Output Enable
The NB4N441 incorporates a synchronous output
Disable/Enable pin, OE. The synchronous output enable pin
insures no runt clock pulses are generated. When disabled,
CLKOUT is set LOW and CLKOUT is set HIGH.
Table 8. Table 8. Output Enable Function
OE
Function
1
Clock Outputs Enabled
0
Clock Outputs Disabled
CLKOUT = L, CLKOUT = H
Lock Detect Functionality
The NB4N441 features a PLL Lock Detect function
which indicates the locked status of the PLL. When the PLL
is locked, the LOCKED output pin asserts a logic Low.
When the internal phase lock is lost (such as when the input
clock stops, drifts beyond the pullable range of the crystal,
or suddenly shifts in phase), the LOCKED output goes High.
Table 9. Table 9. Lock Detect Function
LOCKED
Function
0
PLL is Locked
1
PLL is not Locked
Using the On
Board Crystal Oscillator
The NB4N441 features a fully integrated on
board
crystal oscillator to minimize system implementation costs.
The crystal should be fundamental mode, parallel
resonant. For exact tuning of cyrstal frequency, capacitors
should be connected from pins X1 and X2. Typical loading
should be on the order of 20 pF to 30 pF (on each crystal
input pin). As the oscillator is somewhat sensitive to loading
on its inputs, the user is advised to mount the crystal as close
to the NB4N441 as possible to avoid any board level
parasitic effects. To facilitate collocation, surface mount
crystals are recommended, but not required.
Table 10. CRYSTAL SPECIFICATIONS
Parameter
Value
Crystal Cut
Fundamental AT Cut
Resonance
Parallel Resonance
Load Capacitance
18 pF
Frequency Tolerance
±
15 ppm at 25
°
C
Frequency/Temperature Stability
±
20 ppm 0 to 70
°
C
Operating Range
0 to 70
°
C or
40 to +85
°
C
Shunt Capacitance
5 pF Max
Equivalent Series Resistance (ESR)
50 Max
Correlation Drive Level
1.0 W Max
Aging
5 ppm / Yr
(First 3 Years)
15 ppm /10 Yrs
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| NB4N840M | 3.3V 2.7Gb/s Dual Differential Clock/Data 2 x 2 Crosspoint Switch with CML Output and Internal Termination(帶CML輸出和內(nèi)部終端的3.3V，2.7Gb/s雙差分時(shí)鐘/數(shù)據(jù)2x2交點(diǎn)開關(guān)) |
| NB6L11 | 2.5V / 3.3V MULTILEVEL INPUT TO DIFFERENTIAL LVPECL/LVNECL 1:2 CLOCK OR DATA FANOUT BUFFER / TRANSLATOR |
| NB6L11D | 2.5V / 3.3V MULTILEVEL INPUT TO DIFFERENTIAL LVPECL/LVNECL 1:2 CLOCK OR DATA FANOUT BUFFER / TRANSLATOR |
| NB6L11DR2 | 2.5V / 3.3V MULTILEVEL INPUT TO DIFFERENTIAL LVPECL/LVNECL 1:2 CLOCK OR DATA FANOUT BUFFER / TRANSLATOR |
| NB6L11DT | 2.5V / 3.3V MULTILEVEL INPUT TO DIFFERENTIAL LVPECL/LVNECL 1:2 CLOCK OR DATA FANOUT BUFFER / TRANSLATOR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| NB4N441_07 | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:3.3V Serial Input MultiProtocol PLL Clock Synthesizer, Differential LVPECL Output |
| NB4N441MNG | 功能描述:鎖相環(huán) - PLL MLTPRTCL PLL CLK SYN RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| NB4N441MNGEVB | 功能描述:BOARD EVAL NB4N441MNG RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:* 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電源管理，電池充電器 嵌入式:否 已用 IC / 零件:MAX8903A 主要屬性:1 芯鋰離子電池 次要屬性:狀態(tài) LED 已供物品:板 |
| NB4N441MNR2G | 功能描述:鎖相環(huán) - PLL MLTPRTCL PLL CLK SYN RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| NB4N507A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:3.3V/5V, 50 MHz to 200 MHz PECL Clock Synthesizer |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。