參數(shù)資料
型號(hào): NAND512R4A2CZD6E
廠商: NUMONYX
元件分類(lèi): PROM
英文描述: 32M X 16 FLASH 1.8V PROM, 15000 ns, PBGA55
封裝: 8 X 10 MM, 1 MM HEIGHT, ROHS COMPLIANT, VFBGA-55
文件頁(yè)數(shù): 9/55頁(yè)
文件大小: 1377K
代理商: NAND512R4A2CZD6E
NAND512-A2C
Bus operations
4
Bus operations
There are six standard bus operations that control the memory. Each of these is described
in this section, see Table 5: Bus operations, for a summary.
4.1
Command input
Command Input bus operations are used to give commands to the memory. Command are
accepted when Chip Enable is Low, Command Latch Enable is High, Address Latch Enable
is Low and Read Enable is High. They are latched on the rising edge of the Write Enable
signal.
Only I/O0 to I/O7 are used to input commands.
See Figure 20 and Table 20 for details of the timings requirements.
4.2
Address input
Address input bus operations are used to input the memory address. Three bus cycles are
required to input the addresses for the 128-Mbit and 256-Mbit devices and four bus cycles
are required to input the addresses for the 512-Mbit and 1-Gbit devices (refer to Table 6 and
Table 7, Address Insertion).
The addresses are accepted when Chip Enable is Low, Address Latch Enable is High,
Command Latch Enable is Low and Read Enable is High. They are latched on the rising
edge of the Write Enable signal. Only I/O0 to I/O7 are used to input addresses.
See Figure 21 and Table 20 for details of the timings requirements.
4.3
Data input
Data Input bus operations are used to input the data to be programmed.
Data is accepted only when Chip Enable is Low, Address Latch Enable is Low, Command
Latch Enable is Low and Read Enable is High. The data is latched on the rising edge of the
Write Enable signal. The data is input sequentially using the Write Enable signal.
See Figure 22, Table 20, and Table 21 for details of the timings requirements.
4.4
Data output
Data Output bus operations are used to read: the data in the memory array, the status
register, the electronic signature and the serial number.
Data is output when Chip Enable is Low, Write Enable is High, Address Latch Enable is Low,
and Command Latch Enable is Low.
The data is output sequentially using the Read Enable signal.
See Figure 23 and Table 21 for details of the timings requirements.
相關(guān)PDF資料
PDF描述
NB2762ASNR2G HF - EMI REDUCER; Package: TSOP-6; No of Pins: 6; Container: Tape and Reel; Qty per Container: 2500
NB2762ASNR2 EMI REDUCER SERIES; Package: TSOP-6; No of Pins: 6; Container: Tape and Reel; Qty per Container: 2500
NC7SB121P5X 1-CHANNEL, SGL POLE SGL THROW SWITCH, PDSO5
NCC2222AUB 800 mA, 50 V, NPN, Si, SMALL SIGNAL TRANSISTOR
NCP1216D65R2 PWM Current-Mode Controller for High-Power Universal Off-line Supplies; Package: SOIC-8 Narrow Body; No of Pins: 8; Container: Tape and Reel; Qty per Container: 2500
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
NAND512R4A2DDI6 制造商:Micron Technology Inc 功能描述:NAND - Gel-pak, waffle pack, wafer, diced wafer on film
NAND512W3A0AN6 功能描述:閃存 NAND & S.MEDIA FLASH RoHS:否 制造商:ON Semiconductor 數(shù)據(jù)總線(xiàn)寬度:1 bit 存儲(chǔ)類(lèi)型:Flash 存儲(chǔ)容量:2 MB 結(jié)構(gòu):256 K x 8 定時(shí)類(lèi)型: 接口類(lèi)型:SPI 訪問(wèn)時(shí)間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體: 封裝:Reel
NAND512W3A0AN6E 功能描述:閃存 2.7-3.6V 512M(64Mx8) RoHS:否 制造商:ON Semiconductor 數(shù)據(jù)總線(xiàn)寬度:1 bit 存儲(chǔ)類(lèi)型:Flash 存儲(chǔ)容量:2 MB 結(jié)構(gòu):256 K x 8 定時(shí)類(lèi)型: 接口類(lèi)型:SPI 訪問(wèn)時(shí)間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體: 封裝:Reel
NAND512W3A0AN6F 制造商:Micron Technology Inc 功能描述:FLASH PARALLEL 3V/3.3V 512MBIT 64MX8 12US 48TSOP - Tape and Reel
NAND512W3A0AV6E 功能描述:IC FLASH 512MBIT 48WSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:576 系列:- 格式 - 存儲(chǔ)器:閃存 存儲(chǔ)器類(lèi)型:閃存 - NAND 存儲(chǔ)容量:512M(64M x 8) 速度:- 接口:并聯(lián) 電源電壓:2.7 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:48-TFSOP(0.724",18.40mm 寬) 供應(yīng)商設(shè)備封裝:48-TSOP 包裝:托盤(pán) 其它名稱(chēng):497-5040