- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359677 > MT91L61ASR (ZARLINK SEMICONDUCTOR INC) 3 Volt Multi-Featured Codec (MFC) PDF資料下載
參數(shù)資料
| 型號： | MT91L61ASR |
| 廠商： | ZARLINK SEMICONDUCTOR INC |
| 元件分類： | 編解碼器 |
| 英文描述： | 3 Volt Multi-Featured Codec (MFC) |
| 中文描述： | A/MU-LAW, PROGRAMMABLE CODEC, PDSO24 |
| 封裝： | SOIC-24 |
| 文件頁數(shù)： | 19/33頁 |
| 文件大小： | 527K |
| 代理商： | MT91L61ASR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁
MT91L60/61
Data Sheet
19
Zarlink Semiconductor Inc.
Note: Bits marked "-" are reserved bits and should be written with logic "0"
Figure 10 - Loopback Signal Flow
C-Channel Register
ADDRESS = 05h WRITE/READ
Power Reset Value
1111 1111- write
XXXX XXXX - read
7
6
5
4
3
2
1
0
C7
C6
C5
C4
C2
C1
C0
C3
Micro-port access to the ST-BUS C-Channel information read and write
D7-D0
Data written to this register will be transmitted every frame, in channel 0, if the DEn control bit is set (address 04h). Received D-
Channel data is valid, regardless of the state of DEn. These bits are valid for ST-BUS mode only and are accessible only when IRQ
indicates valid access.
D-Channel Register
ADDRESS = 06h WRITE/READ
Power Reset Value
1111 1111- write
XXXX XXXX - read
7
6
5
4
3
2
1
0
D7
D6
D5
D4
D2
D1
D0
D3
PCM/ANALOG This control bit functions only when loopen is set high. It is ignored when loopen is low.
For loopback operation when this bit is high, the device is configured for digital-to-digital loopback operation. Data on Din is
looped back to Dout without conversion to the analog domain. However, the receive D/A path (from Din to HSPKR
±
) still
functions. When low, the device is configured for analog-to-analog operation. An analog input signal at M
±
is looped back to the
SPKR
±
outputs through the A/D and D/A circuits as well as through the normal transmit A/D path (from M
±
to Dout).
loopen
When high, loopback operation is enabled and the loopback type is governed by the state of the PCM/ANALOG bit. When low,
loopbacks are disabled, the device operates normally and the PCM/ANALOG bit is ignored.
Loopback Register
ADDRESS = 07h WRITE/READ VERIFY
Power Reset Value
XXXX 0000
7
6
5
4
3
2
1
0
-
-
-
-
-
PCM/
ANALOG
loopen
-
Dout
M +/-
HSPKR +/-
Dout
Din
HSPKR +/-
Analog Loopback
Digital Loopback
PCM/ANALOG = 0 loopen = 1
PCM/ANALOG = 1 loopen = 1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT91L61ASR1 | 3 Volt Multi-Featured Codec (MFC) |
| MT9196AP1 | Integrated Digital Phone Circuit (IDPC) |
| MT9196APR | Integrated Digital Phone Circuit (IDPC) |
| MT9196APR1 | Integrated Digital Phone Circuit (IDPC) |
| MT9196AS1 | Integrated Digital Phone Circuit (IDPC) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT91L61ASR1 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:3 Volt Multi-Featured Codec (MFC) |
| MT91L62 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:3 Volt Single Rail Codec |
| MT91L62AE | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:ISO2-CMOS 3 Volt Single Rail Codec |
| MT91L62AN | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:3 Volt Single Rail Codec |
| MT91L62AS | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:ISO2-CMOS 3 Volt Single Rail Codec |
發(fā)布緊急采購，3分鐘左右您將得到回復。