
MT9196
7-136
Figure 2 - Pin Connections
Pin Description
Pin #
Name
Description
1
M-
Inverting Microphone (Input).
Inverting input to microphone amplifier from the handset
microphone.
2
M+
Non-Inverting Microphone (Input).
Non-inverting input to microphone amplifier from the
handset microphone.
3
V
Bias
Bias Voltage (Output).
(V
DD
/2) volts is available at this pin for biasing external amplifiers.
Connect 0.1
μ
F capacitor to V
SSA
.
Reference voltage for codec (Output).
Nominally [(V
DD
/2)-1.5] volts. Used internally.
Connect 0.1
μ
F capacitor to V
SSA
.
Power-up Reset (Input).
CMOS compatible input with Schmitt Trigger (active low).
4
V
Ref
5
PWRST
6
IC
Internal Connection.
Tie externally to V
SS
for normal operation.
Digital Ground.
Nominally 0 volts.
7
V
SSD
CS
8
Chip Select (Input).
This input signal is used to select the device for microport data
transfers. Active low. TTL level compatible.
9
SCLK
Serial Port Synchronous Clock (Input).
Data clock for microport. TTL level compatible.
10
DATA1
Bidirectional Serial Data.
Port for microprocessor serial data transfer. In Motorola/National
mode of operation, this pin becomes the data transmit pin only and data receive is
performed on the DATA2 pin. TTL level compatible input levels.
11
DATA2
Serial Data Receive.
In Motorola/National mode of operation, this pin is used for data
receive to the IDPC. In Intel mode, serial data transmit and receive are performed on the
DATA1 pin and DATA2 is disconnected. Input level TTL compatible.
12
WD
Watchdog (Output).
Watchdog timer output. Active high.
13
IRQ
Interrupt Request (Open Drain Output).
Low true interrupt output to microcontroller.
14
D
out
Data Output.
A tri-state digital output for 8 bit wide channel data being sent to the Layer 1
device. Data is shifted out via this pin concurrent with the rising edge of BCL during the
timeslot defined by STB, or according to standard ST-BUS timing.
15
D
in
Data Input.
A digital input for 8 bit wide channel data received from the Layer 1 device.
Data is sampled on the falling edge of BCL during the timeslot defined by STB, or according
to standard ST-BUS timing. Input level is CMOS compatible.
AUXin
AUXout
MIC+
VDD
XSTAL2
HSPKR-
HSPKR+
SPKR-
SPKR+
VSS SPKR
VSSA
STB/F0i
Din
CLOCKin
M-
M+
VBias
VRef
PWRST
IC
VSSD
CS
SCLK
DATA1
DATA2
WD
IRQ
Dout
28 PIN PLCC
28 PIN SOIC/PDIP
1
6
7
8
9
10
11
12 13 14 15 16 17 18
5
4
3
2
23
22
19
20
21
24
25
26
27
28
M
M
V
V
PWRST
IC
VSSD
CS
SCLK
DATA1
DATA2
VDD
HSPKR-
HSPKR+
SPKR-
SPKR+
VSS SPKR
AUXout
A
M
V
I
D
S
C
X
D
W
17
16
15
18
19
20
28
27
26
25
24
23
22
21
1
2
3
4
5
6
7
8
9
10
11
12
13
14