- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383646 > MT9196 (Mitel Networks Corporation) Integrated Digital Phone Circuit (IDPC)(集成數(shù)字電話電路) PDF資料下載
參數(shù)資料
| 型號： | MT9196 |
| 廠商： | Mitel Networks Corporation |
| 英文描述： | Integrated Digital Phone Circuit (IDPC)(集成數(shù)字電話電路) |
| 中文描述： | 綜合數(shù)字電話電路（前列腺偶發(fā)癌）（集成數(shù)字電話電路） |
| 文件頁數(shù)： | 15/43頁 |
| 文件大?。?/td> | 278K |
| 代理商： | MT9196 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁
MT9196
7-149
Table 3
For synchronous operation data is sampled, from
Din, on the falling edge of the bit clock during the
time slot defined by the STB input. Data is made
available, on Dout, on the rising edge of the bit clock
during the time slot defined by the STB input. Dout is
tri-stated at all times when STB is not true. If STB is
valid but no transmit path has been selected (via the
Transmit Path Control Register) then quiet code will
be transmitted on Dout during the valid strobe
period. There is no frame delay through the FDI
circuit for synchronous operation.
For asynchronous operation Dout and Din are as
defined for synchronous operation except that data is
transferred according to the internally generated bit
clock. Due to resynchronization circuitry activity, the
output jitter on Dout is nominally larger but will not
affect operation since the bit cell period at 128 kb/s
and 256 kb/s is relatively large. There is a one frame
delay through the FDI circuit for asynchronous
operation. Refer to the specifications of Figures 13
and 14 for both synchronous and asynchronous SSI
timing.
Path Selection
Transmit and receive audio paths are independently
programmed through their respective Path Control
Registers at addresses 12h and 13h. Individual
audio path circuit blocks are powered up only as they
are required to satisfy the programmed values in the
path control registers. More detail is provided in the
Power-up/down Reset section.
Transmit
Transmit audio path configuration (Path Control
Register, address 12h) is simply a matter of
assigning one of the three analog signal inputs, or
the digital tone generator, to the required transmit B-
Channel. Intermediate functions such as the transmit
filter, encoder and transmit gain are automatically
powered up and assigned as required. If transmit
tones is selected then the digital tone generator must
be programmed and enabled properly as described
in the Digital Tone Generator section. Note that
transmit tones may be enabled independently of the
receive path.
For ST-BUS mode the configuration of bits 0 to 3, at
address 12h, defines both the source of transmit
audio
and
the
B-Channel
configuration of this register permits selection of only
one transmit B-Channel at a time. For SSI mode only
the selections where bit 3 = 0 are allowed. This is
because the B-Channel timeslot is defined by the
input strobe at STB. If a selection where bit 3 = 1 is
made it will be treated the same as the condition
where B3 - B0 = all zero's.
destination.
The
All reserved configurations should not be used.
Receive
The receive path assignment (Receive Path Control
Register, address 13h) is different from the transmit
path assignment. In this case a particular analog
output port is assigned a source for its audio signal.
The receive filter audio path and the Auxiliary In
analog port are the available choices. This
configuration allows flexibility in assignment. Two
examples; the receive filter path can be assigned to
the handset receiver, for a standard handset
conversation, while permitting the loudspeaker to
announce a message originating from the Auxiliary
In port. Or perhaps the receive filter is assigned to
both the loudspeaker and the Auxiliary Out port. This
would allow a voice recorder or Facsimile machine,
connected to the AUXout port to be monitored over
the loudspeaker.
The receive filter path itself has two possible signal
sources, PCM from the Din port or synthesized
tones, from the digital tone generator. In both cases
receive digital gain is assigned automatically. The
Receive Path Control Register combines all of these
choices into simple output port assignments.
In ST-BUS mode receive PCM from the Din port must
be selected from either the B1 or the B2 channel.
Control Bit B2/B1 in Control Register 1 (address
0Eh) is used to define the active receive B-Channel.
In SSI mode the active PCM channel is automatically
defined by the STB input signal.
Asynch/
Synch
CSL1
CSL0
Bit Clock
Rate (kHz)
CLOCKin
(kHz)
1
0
0
128
4096
mandatory
4096
mandatory
512
1536
2048
4096
1
0
1
256
0
0
0
0
0
0
1
1
0
1
0
1
512
1536
2048
4096
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT91L60 | 3 Volt Multi-Featured Codec (MFC)(3V 多特性編解碼器) |
| MT91L61 | 3 Volt Multi-Featured Codec (MFC)(3V 多特性編解碼器) |
| MT91L61 | ISO2-CMOS 3 Volt Multi-Featured Codec (MFC) |
| MT91L61AE | ISO2-CMOS 3 Volt Multi-Featured Codec (MFC) |
| MT91L61AN | ISO2-CMOS 3 Volt Multi-Featured Codec (MFC) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT9196AE | 制造商:Microsemi Corporation 功能描述:INTEGRATED DGTL PHONE CIRCUIT (IDPC) 28PDIP - Rail/Tube |
| MT9196AE1 | 制造商:Microsemi Corporation 功能描述:INTEGRATED DGTL PHONE CIRCUIT (IDPC) 28PDIP - Rail/Tube 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC DGTL TELEPHONE CIRCUIT 28PDIP 制造商:Microsemi Corporation 功能描述:IC DGTL TELEPHONE CIRCUIT 28PDIP |
| MT9196AP | 制造商:Microsemi Corporation 功能描述: |
| MT9196AP1 | 制造商:Microsemi Corporation 功能描述:INTEGRATED DGTL PHONE CIRCUIT (IDPC) 28PLCC - Rail/Tube 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC DGTL TELEPHONE CIRCUIT 28PLCC 制造商:Microsemi Corporation 功能描述:IC DGTL TELEPHONE CIRCUIT 28PLCC |
| MT9196APR | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Integrated Digital Phone Circuit (IDPC) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。