<li id="aozsa"></li>
  • <menuitem id="aozsa"><pre id="aozsa"><strong id="aozsa"></strong></pre></menuitem>
    參數(shù)資料
    型號(hào): MT9074
    廠商: Mitel Networks Corporation
    英文描述: T1/E1/J1 Single Chip Transceiver(T1/E1/J1單片收發(fā)器)
    中文描述: T1/E1/J1收發(fā)單芯片收發(fā)器(T1/E1/J1收發(fā)單片收發(fā)器)
    文件頁(yè)數(shù): 91/120頁(yè)
    文件大?。?/td> 362K
    代理商: MT9074
    第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)當(dāng)前第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)
    Advance Information
    MT9074
    91
    3
    LOSI
    Loss
    When unmasked this interrupt
    bit goes high whenever a loss of
    signal (either analog - received
    signal 20 or 40 dB below
    nominal
    or
    digital
    consecutive
    0’s
    condition exists.
    of
    Signal
    Interrupt
    .
    -
    192
    received)
    2
    CEFI
    Consecutively Errored Frame
    Alignment
    Interrupt
    .
    unmasked this interrupt bit goes
    high whenever the error in last
    two frame alignment signals
    occurs. Reading this register
    clears this bit.
    When
    1
    YI
    Receive Y-bit Interrupt
    . When
    unmasked this interrupt goes
    high whenever a change of
    status
    loss
    alignment occurs. Reading this
    register clears this bit.
    of
    multiframe
    0
    RxSLPI
    Receive SLIP Interrupt
    . When
    unmasked this interrupt bit goes
    high whenever a controlled
    frame slip occurs in the receive
    elastic buffer. Reading this
    register clears this bit.
    Bit
    Name
    Functional Description
    Table 126 - Interrupt Word Zero
    (Page 4, Address 1BH) (E1)
    Bit
    Name
    Functional Description
    7
    FERRI
    Errored
    Signal Interrupt.
    When unmasked
    this
    interrupt
    whenever an erroneous bit in
    frame alignment signal is detected
    (provided the circuit is in terminal
    frame sync). Reading this register
    clears this bit.
    Framing
    Alignment
    bit
    goes
    high
    6
    CRCERRI
    CRC-4 Error Interrupt
    . When
    unmasked this interrupt bit goes
    high whenever a local CRC-4 error
    occurs.
    Reading
    clears this bit.
    this
    register
    5
    EBITI
    Receive E-bit Error Interrupt
    .
    When unmasked this interrupt bit
    goes high upon detection of a
    wrong E-bit in multiframe. Reading
    this register clears this bit.
    4
    AIS16I
    Alarm
    Interrupt
    . When unmasked this
    interrupt bit goes high whenever all
    ones in time slot 16 occur.Reading
    this register clears this bit.
    Indication
    Signal
    3
    BPVI
    Bipolar Violation Interrupt
    . When
    unmasked this interrupt bit goes
    high whenever a bipolar violation
    (excluding HDB3 encoding) is
    encountered.
    register clears this bit.
    Reading
    this
    2
    PRBSERR
    I
    Pseudo Random Bit Sequence
    Error Interrupt
    . When unmasked
    this interrupt bit goes high upon
    detection of an error with a
    channel selected for PRBS testing.
    Reading this register clears this bit.
    1
    AUXPI
    Auxiliary
    Interrupt
    . When unmasked this
    interrupt bit goes high whenever a
    sequence of 512 bit consecutive
    101010.
    occur.
    register clears this bit.
    Pattern
    Alarm
    Reading
    this
    0
    RAII
    Remote
    Interrupt.
    When unmasked this
    interrupt bit goes high
    whenever the bit 3 of non-frame
    alignment signal is high. Reading
    this register clears this bit.
    alarm
    Indication
    Table 127 - Interrupt Word One
    (Page 4, Address 1CH) (E1)
    相關(guān)PDF資料
    PDF描述
    MT9075B E1 Single Chip Transceiver
    MT9075B E1 Single Chip Transceiver(E1單片收發(fā)器)
    MT9075 E1 Single Chip Transceiver
    MT9075A E1 Single Chip Transceiver
    MT9075AL E1 Single Chip Transceiver
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    MT9074_05 制造商:ZARLINK 制造商全稱(chēng):Zarlink Semiconductor Inc 功能描述:T1/E1/J1 Single Chip Transceiver
    MT9074AL 制造商:Microsemi Corporation 功能描述:FRAMER E1/J1/T1 5V 100MQFP - Trays 制造商:Zarlink Semiconductor Inc 功能描述:FRAMER E1/J1/T1 5V 100MQFP - Trays
    MT9074AL1 制造商:Microsemi Corporation 功能描述:FRAMER E1/J1/T1 5V 100MQFP - Trays
    MT9074AP 制造商:Microsemi Corporation 功能描述:
    MT9074AP1 制造商:Microsemi Corporation 功能描述:T1/E1/J1 SGLE CHIP XSCR 制造商:Microsemi Corporation 功能描述:FRAMER E1/J1/T1 5V 68PLCC - Rail/Tube 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC TXRX SGL T1/E1 68PLCC 制造商:Microsemi Corporation 功能描述:IC TXRX SGL T1/E1 68PLCC