xlvi
MPC850 Integrated Communications Microprocessor Users Manual
MOTOROLA
ILLUSTRATIONS
Figure
Number
34-15
34-16
34-17
34-18
35-1
35-2
35-3
35-4
35-5
36-1
36-2
36-3
36-4
36-5
36-6
36-7
36-8
36-9
36-10
36-11
36-12
36-13
36-14
36-15
36-16
36-17
36-18
36-19
36-20
36-21
36-22
36-23
37-1
37-2
37-3
37-4
37-5
37-6
37-7
A-1
A-2
A-3
Title
Page
Number
Port C Interrupt Control Register (PCINT) ..............................................................34-16
Port D Data Register (PDDAT)................................................................................34-18
Port D Data Direction Register (PDDIR) .................................................................34-18
Port D Pin Assignment Register (PDPAR)...............................................................34-19
MPC850 Interrupt Structure .......................................................................................35-2
Interrupt Request Masking..........................................................................................35-5
CPM Interrupt Configuration Register (CICR)..........................................................35-7
CPM Interrupt Pending/Mask/In-Service Registers (CIPR/CIMR/CISR) .................35-8
CPM Interrupt Vector Register (CIVR)....................................................................35-10
Watchpoints and Breakpoint Support in the Core ......................................................36-9
Instruction Support General Structure......................................................................36-12
Load/Store Support General Structure......................................................................36-13
Partially Supported Watchpoints/Breakpoint Example............................................36-17
Functional Diagram of the MPC850 Debug Mode Support.....................................36-20
Debug Mode Logic Diagram....................................................................................36-21
Debug Mode Reset Configuration Timing Diagram ................................................36-22
Development Port/BDM Connector Pinout Options................................................36-27
Asynchronous Clocked Serial Communications ......................................................36-28
Synchronous Self-Clocked Serial Communications.................................................36-29
Enabling Clock Mode after Reset.............................................................................36-30
Download Procedure Code Example........................................................................36-34
Fast and Slow Download Procedure Loops..............................................................36-35
Comparator ADD Value Register (CMPADCMPD) .................................................36-37
Comparator EDF Value Registers (CMPEDCMPF)..................................................36-38
Comparator GDH Value Registers (CMPGDCMPH)................................................36-38
Breakpoint Address Register (BAR) ........................................................................36-38
Instruction Support Control Register (ICTRL).........................................................36-39
Load/Store Support Comparators Control Register (LCTRL1)................................36-40
Load/Store Support AND-OR Control Register (LCTRL2).....................................36-41
Breakpoint Counter Value and Control Registers (COUNTA/COUNTB)...............36-44
Interrupt Cause Register (ICR).................................................................................36-44
Debug Enable Register (DER)..................................................................................36-46
Test Logic Block Diagram..........................................................................................37-2
TAP Controller State Machine....................................................................................37-3
Output Signal Boundary Scan Cell (Output Cell).......................................................37-4
Observe-Only Input Signal Boundary Scan Cell (Input Cell)....................................37-4
Input/Output Control Boundary Scan Cell (I/O Control Cell)....................................37-5
Bidirectional (I/O) Signal Boundary Scan Cell..........................................................37-5
Bypass Register...........................................................................................................37-7
TLE Mode Mechanisms.............................................................................................. A-3
Byte Swapping............................................................................................................ A-4
PPC-LE Mode Mechanisms........................................................................................ A-7