xxxvi
MPC850 Integrated Communications Microprocessor Users Manual
MOTOROLA
ILLUSTRATIONS
Figure
Number
8-17
8-18
8-19
8-20
8-21
8-22
8-23
8-24
8-25
9-1
9-2
9-3
9-4
9-5
9-6
9-7
9-8
9-9
10-1
10-2
10-3
10-4
10-5
10-6
10-7
10-8
10-10
10-11
10-12
10-13
10-14
10-15
10-16
10-17
10-18
10-19
10-20
10-21
10-22
10-23
10-24
10-25
Title
Page
Number
IMMU CAM Entry Read Register (MI_CAM)..........................................................8-25
IMMU RAM Entry Read Register 0 (MI_RAM0).....................................................8-26
IMMU RAM Entry Read Register 1 (MI_RAM1).....................................................8-27
DMMU CAM Entry Read Register (MD_CAM).......................................................8-28
DMMU RAM Entry Read Register 0 (MD_RAM0)..................................................8-29
DMMU RAM Entry Read Register 1 (MD_RAM1)..................................................8-30
DTLB Reload Code Example.....................................................................................8-33
ITLB Reload Code Example.......................................................................................8-33
Configuring the TLB Replacement Counter...............................................................8-34
Data Cache Load Timing..............................................................................................9-2
Writeback Arbitration TimingExample 1.................................................................9-2
Writeback Arbitration TimingExample 2.................................................................9-2
Private Writeback Bus Load Timing............................................................................9-3
External Load Timing...................................................................................................9-3
Full Completion Queue Timing....................................................................................9-4
Branch Folding Timing.................................................................................................9-5
Branch Prediction Timing.............................................................................................9-5
Bus Latency for String Instructions..............................................................................9-8
System Configuration and Protection Logic...............................................................10-3
Internal Memory Map Register (IMMR)....................................................................10-5
SIU Module Configuration Register (SIUMCR)........................................................10-6
System Protection Control Register (SYPCR) ...........................................................10-8
Transfer Error Status Register (TESR).......................................................................10-9
Register Lock Mechanism........................................................................................10-11
MPC850 Interrupt Structure .....................................................................................10-12
SIU Interrupt Processing...........................................................................................10-14
IRQ0 Logical Representation ...................................................................................10-14
SIU Interrupt Pending Register (SIPEND)...............................................................10-15
SIU Interrupt Mask Register (SIMASK)..................................................................10-17
SIU Interrupt Edge/Level Register (SIEL)...............................................................10-18
SIU Interrupt Vector Register (SIVEC)....................................................................10-18
Interrupt Table Handling Example ...........................................................................10-19
Software Watchdog Timer Service State Diagram...................................................10-21
Software Watchdog Timer Block Diagram ..............................................................10-21
Software Service Register (SWSR)..........................................................................10-22
Decrementer Register (DEC)....................................................................................10-23
Timebase Upper Register (TBU)..............................................................................10-24
Timebase Lower Register (TBL)..............................................................................10-24
Timebase Reference Registers (TBREFA and TBREFB)........................................10-25
Timebase Status and Control Register (TBSCR)......................................................10-25
Real-Time Clock Block Diagram.............................................................................10-27
Real-Time Clock Status and Control Register (RTCSC) .........................................10-27
Real-Time Clock Register (RTC).............................................................................10-28