This figure provides the AC test load" />
參數(shù)資料
型號(hào): MPC8379E-MDS-PB
廠商: Freescale Semiconductor
文件頁數(shù): 70/117頁
文件大?。?/td> 0K
描述: BOARD PROCESSOR FOR MDS S
標(biāo)準(zhǔn)包裝: 1
系列: PowerQUICC II™ PRO
類型: MPU
適用于相關(guān)產(chǎn)品: MPC8379
所含物品:
MPC8379E PowerQUICC II Pro Processor Hardware Specifications, Rev. 8
56
Freescale Semiconductor
This figure provides the AC test load for the I2C.
Figure 37. I2C AC Test Load
This figure shows the AC timing diagram for the I2C bus.
Figure 38. I2C Bus AC Timing Diagram
Data hold time
CBUS compatible masters
I2C bus devices
tI2DXKL
0
0.9
Setup time for STOP condition
tI2PVKH
0.6
μs—
Bus free time between a STOP and START condition
tI2KHDX
1.3
μs—
Noise margin at the LOW level for each connected device (including
hysteresis)
VNL
0.1
× OVDD
—V
Noise margin at the HIGH level for each connected device (including
hysteresis)
VNH
0.2
× OVDD
—V
Notes:
1. The symbols used for timing specifications herein follow the pattern of t(first two letters of functional block)(signal)(state)
(reference)(state) for inputs and t(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, tI2DVKH
symbolizes I2C timing (I2) with respect to the time data input signals (D) reach the valid state (V) relative to the tI2C clock
reference (K) going to the high (H) state or setup time. Also, tI2SXKL symbolizes I
2C timing (I2) for the time that the data with
respect to the start condition (S) went invalid (X) relative to the tI2C clock reference (K) going to the low (L) state or hold time.
Also, tI2PVKH symbolizes I
2C timing (I2) for the time that the data with respect to the stop condition (P) reaching the valid
state (V) relative to the tI2C clock reference (K) going to the high (H) state or setup time. For rise and fall times, the latter
convention is used with the appropriate letter: R (rise) or F (fall).
2. This chip provides a hold time of at least 300 ns for the SDA signal (referred to the VIHmin of the SCL signal) to bridge the
undefined region of the falling edge of SCL.
3. The maximum tI2DVKH has only to be met if the device does not stretch the LOW period (tI2CL) of the SCL signal.
Table 47. I2C AC Electrical Specifications (continued)
All values refer to VIH (min) and VIL (max) levels (see Table 46).
Parameter
Symbol1
Min
Max
Unit
Note
Output
Z0 = 50 Ω
OVDD/2
RL = 50 Ω
Sr
S
SDA
SCL
tI2CF
tI2SXKL
tI2CL
tI2CH
tI2DXKL
tI2DVKH
tI2SXKL
tI2SVKH
tI2KHKL
tI2PVKH
tI2CR
tI2CF
PS
相關(guān)PDF資料
PDF描述
MPC8378E-MDS-PB BOARD PROCESSOR FOR MDS S
MPC5553EVBE BOARD EVAL FOR MPC5553
MPC8323E-MDS-PB BOARD MODULE DEV SYSTEM 8323
MPC5534EVBE BOARD EVAL FOR MPC5534
MPC8313E-RDBB BOARD CPU 8313E VER 2.1
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MPC8379E-RDB 功能描述:網(wǎng)絡(luò)控制器與處理器 IC REF BRD FOR MPC837 RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
MPC8379E-RDBA 功能描述:開發(fā)板和工具包 - 其他處理器 MPC8379E REF DESIGN BD RoHS:否 制造商:Freescale Semiconductor 產(chǎn)品:Development Systems 工具用于評(píng)估:P3041 核心:e500mc 接口類型:I2C, SPI, USB 工作電源電壓:
MPC8379E-RDBA 制造商:Freescale Semiconductor 功能描述:MPC8379E-RDB Reference Platform
MPC8379EVRAFDA 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:PowerQUICC? II Pro Processor Hardware Specifications
MPC8379EVRAFFA 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:PowerQUICC? II Pro Processor Hardware Specifications