參數(shù)資料
型號: MPC8379E-MDS-PB
廠商: Freescale Semiconductor
文件頁數(shù): 67/117頁
文件大?。?/td> 0K
描述: BOARD PROCESSOR FOR MDS S
標(biāo)準(zhǔn)包裝: 1
系列: PowerQUICC II™ PRO
類型: MPU
適用于相關(guān)產(chǎn)品: MPC8379
所含物品:
MPC8379E PowerQUICC II Pro Processor Hardware Specifications, Rev. 8
Freescale Semiconductor
53
This figure provides the AC test load for TDO and the boundary-scan outputs of the device.
Figure 32. AC Test Load for the JTAG Interface
This figure provides the JTAG clock input timing diagram.
Figure 33. JTAG Clock Input Timing Diagram
This figure provides the TRST timing diagram.
Figure 34. TRST Timing Diagram
JTAG external clock to output high impedance:
Boundary-scan data
TDO
tJTKLDZ
tJTKLOZ
2
19
9
ns
Notes:
1. All outputs are measured from the midpoint voltage of the falling/rising edge of tTCLK to the midpoint of the signal in
question. The output timings are measured at the pins. All output timings assume a purely resistive 50
Ω load (see
Figure 17). Time-of-flight delays must be added for trace lengths, vias, and connectors in the system.
2. The symbols used for timing specifications herein follow the pattern of t(first two letters of functional block)(signal)(state)
(reference)(state) for inputs and t(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, tJTDVKH
symbolizes JTAG device timing (JT) with respect to the time data input signals (D) reaching the valid state (V) relative to
the tJTG clock reference (K) going to the high (H) state or setup time. Also, tJTDXKH symbolizes JTAG timing (JT) with respect
to the time data input signals (D) went invalid (X) relative to the tJTG clock reference (K) going to the high (H) state. Note
that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular
functional. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
3. TRST is an asynchronous level sensitive signal. The setup time is for test purposes only.
4. Non-JTAG signal input timing with respect to tTCLK.
5. Non-JTAG signal output timing with respect to tTCLK.
Table 45. JTAG AC Timing Specifications (Independent of CLKIN) 1 (continued)
Parameter
Symbol2
Min
Max
Unit
Note
Output
Z0 = 50 Ω
OVDD/2
RL = 50 Ω
JTAG
tJTKHKL
tJTGR
External Clock
VM
tJTG
tJTGF
VM = Midpoint Voltage (OVDD/2)
TRST
VM = Midpoint Voltage (OVDD/2)
VM
tTRST
相關(guān)PDF資料
PDF描述
MPC8378E-MDS-PB BOARD PROCESSOR FOR MDS S
MPC5553EVBE BOARD EVAL FOR MPC5553
MPC8323E-MDS-PB BOARD MODULE DEV SYSTEM 8323
MPC5534EVBE BOARD EVAL FOR MPC5534
MPC8313E-RDBB BOARD CPU 8313E VER 2.1
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MPC8379E-RDB 功能描述:網(wǎng)絡(luò)控制器與處理器 IC REF BRD FOR MPC837 RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
MPC8379E-RDBA 功能描述:開發(fā)板和工具包 - 其他處理器 MPC8379E REF DESIGN BD RoHS:否 制造商:Freescale Semiconductor 產(chǎn)品:Development Systems 工具用于評估:P3041 核心:e500mc 接口類型:I2C, SPI, USB 工作電源電壓:
MPC8379E-RDBA 制造商:Freescale Semiconductor 功能描述:MPC8379E-RDB Reference Platform
MPC8379EVRAFDA 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:PowerQUICC? II Pro Processor Hardware Specifications
MPC8379EVRAFFA 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:PowerQUICC? II Pro Processor Hardware Specifications