- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1954 > MM908E621ACDWBR2 (Freescale Semiconductor)IC SW QUAD HB/TRPL HISID 54-SOIC PDF資料下載
參數(shù)資料
| 型號： | MM908E621ACDWBR2 |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 38/60頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC SW QUAD HB/TRPL HISID 54-SOIC |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 應(yīng)用： | 自動鏡像控制 |
| 核心處理器： | HC08 |
| 程序存儲器類型： | 閃存（16 kB） |
| 控制器系列： | 908E |
| RAM 容量： | 512 x 8 |
| 接口： | SCI，SPI |
| 輸入/輸出數(shù)： | 12 |
| 電源電壓： | 9 V ~ 16 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 54-BSSOP（0.295"，7.50mm 寬）裸露焊盤 |
| 包裝： | 帶卷 (TR) |
| 供應(yīng)商設(shè)備封裝： | 54-SOICW-EP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁當(dāng)前第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
Analog Integrated Circuit Device Data
Freescale Semiconductor
43
908E621
FUNCTIONAL DEVICE OPERATION
LOGIC COMMANDS AND REGISTERS
If the watchdog is enabled, it will generate a system reset,
if the timer has reached its end value, or if a watchdog reset
(WDRST) has occurred in the closed window.
The watchdog period can be selected with 2 bits in the
WDCTL, in order to get 10ms, 20ms, 40ms and 80ms period.
Figure 28. Window Watchdog Period
Stop mode
Operations of the watchdog function is halted in stop mode
(counter/oscillator stopped). After wake-up, the watchdog
timer is automatically cleared, in order to give the MCU the
full time to reset the watchdog.
Sleep mode
Operations of the watchdog function is halted in sleep
mode. Because the main voltage regulator asserts an LVR
reset, the Watchdog functionality is disabled, and the WDRE
bit is cleared as soon as sleep mode is entered. To re-enable
this function bit WDRE has to be set after wake-up.
Watchdog Control Register (WDCTL)
WDRE - Watchdog Reset Enable Bit
This read/write (write once) bit activates the watchdog.
The WDRE can only be set and can not be cleared by
software. Reset clears the WDRE bit.
1 = Watchdog enabled
0 = Watchdog disabled
WDP1:0 - Watchdog Period Select Bits
This read/write bit select the clock rate of the Watchdog.
Reset clears the WDP1:0 bits.
WDRST - Watchdog Reset Bit
This write only bit resets the Watchdog. Write a logic [1] to
reset the watchdog timer.
1 = Reset WD and restart timer
0 = no effect
Voltage Regulator
The 908E621 contains a low power, low drop voltage
regulator, to provide internal power and external power for
the MCU. The on-chip regulator consist of two elements, the
main regulator and the low voltage reset circuit.
The VDD regulator accepts an unregulated input supply
and provides a regulated VDD supply to all digital sections of
the device. The output of the regulator is also connected to
the VDD pin to provide the 5.0 V to the microcontroller.
Run mode
During RUN mode the main voltage regulator is on. It will
provide a regulated supply to all digital sections.
STOP mode
During STOP mode, the Stop mode regulator will take care
of suppling a regulated output voltage. The Stop mode
regulator has a limited output current capability.
SLEEP mode
In Sleep mode, the main voltage regulator external, VDD,
is turned off and the LVR circuitry will force the RST_A pin
low.
LOGIC COMMANDS AND REGISTERS
908E621 SERIAL PHERIPHERAL INTERFACE (SPI)
The Serial Peripheral Interface (SPI) creates the
communication link between the MCU and the analog die.
The interface consists of four pins
MOSI - Master Out Slave In (internal pulldown)
MISO - Master In Slave Out
SPSCK - Serial Clock (internal pulldown)
SS - Slave Select (internal pullup)
A complete data transfer via the SPI, consists of 2 bytes.
The master sends address and data, the slave returns
system status and the data of the selected address.
Register Name and Address: WDCTL - $0B
Bit7
6
5
4
3
2
1
Bit0
Read
WDRE
WDP1
WDP0
0
000
0
Write
WDRST
Reset
0
Window closed
no watch dog clear allowed
Window open
for watch dog clear
WD timing x 50%
WD period ( timing selected by Bits WDP1:0)
Table 11. Watchdog Period Selection Bits
WDP1
WDP0
Mode
0
80 ms window watchdog period
0
1
40 ms window watchdog period
1
0
20 ms window watchdog period
1
10 ms window watchdog period
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MM908E622ACEK | IC HALF-BRIDGE QUAD 54-SOIC |
| MM908E624ACEWR2 | IC SWITCH TRPL HI MCU/LIN 54SOIC |
| MM908E625ACDWB | IC QUAD HALF BRDG MCU/LIN 54SOIC |
| MM908E626AVDWB | IC STEPPER MOTOR DRIVER 54-SOIC |
| MM912F634BV1AER2 | IC MCU 16BIT 32KB FLASH 48LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MM908E621ACPEK | 功能描述:8位微控制器 -MCU QUAD H-B/3-HS W/MCU & LI RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| MM908E621ACPEKR2 | 功能描述:8位微控制器 -MCU QUAD HB AND TRIPLE HS RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| MM908E622 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Integrated Quad Half-Bridge, Triple High-Side and EC Glass Driver with Embedded MCU and LIN for High End Mirror |
| MM908E622_08 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Integrated Quad Half-bridge, Triple High Side and EC Glass Driver with Embedded MCU and LIN for High End Mirror |
| MM908E622ACDR2 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Integrated Quad Half-Bridge, Triple High-Side and EC Glass Driver with Embedded MCU and LIN for High End Mirror |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。