- 您現(xiàn)在的位置：買賣IC網(wǎng) > Datasheet目錄55 > MICRF405YML TR (Micrel Inc)TRANSMITTER ASK/FSK 24-MLF Datasheet資料下載
參數(shù)資料
| 型號： | MICRF405YML TR |
| 廠商： | Micrel Inc |
| 文件頁數(shù)： | 32/46頁 |
| 文件大小： | 649K |
| 描述： | TRANSMITTER ASK/FSK 24-MLF |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 頻率： | 290MHz ~ 980MHz |
| 應(yīng)用： | ISM |
| 調(diào)制或協(xié)議： | ASK，F(xiàn)SK |
| 數(shù)據(jù)傳輸率 - 最大： | 200 kbps |
| 功率 - 輸出： | 10dBm |
| 電流 - 傳輸： | 18mA |
| 數(shù)據(jù)接口： | PCB，表面貼裝 |
| 天線連接器： | PCB，表面貼裝 |
| 電源電壓： | 2.2 V ~ 3.6 V |
| 工作溫度： | -40°C ~ 125°C |
| 封裝/外殼： | 24-VFQFN 裸露焊盤，24-MLF? |
| 包裝： | 標(biāo)準(zhǔn)包裝 |
| 產(chǎn)品目錄頁面： | 571 (CN2011-ZH PDF) |
| 其它名稱： | 576-1965-6 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁當(dāng)前第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁
Micrel
MICRF405
April 2006
32
M9999-041906
(408) 955-1690
Lock Detect
Adr
Data
A6..A0
D7
D6
D5
D4
D3
D2
D1
D0
0001100 LowBatt_level=0
LDO_by=0
LDO_en1=1
LDO_en0=1 MOD_LDc_en=0 PA_FEc_en=0 PA_LDc_en=0
LD_en=1
0001111 VCO_Fr_Chk=0 VCO_Fr_Auto=0
FSKn2=1
FSKn1=0
FSKn0=0
Mod_F2=1
Mod_F1=0
Mod_F0=0
The lock detector can be enabled by setting
LD_en=1. When pin LD is high, it indicates that the
PLL is in lock. Care must be taken when monitoring
the LD during data transmission using the closed
loop modulation. Due to the fact that the PLL tries to
cancel the modulation signal, there will be some PLL
activity during the transmission time, especially
when the PLL BW is too high relative to the bitrate.
The LD may therefore, show that the PLL is not in
lock.
When starting a transmit session, the LD signal is
helpful in deciding when to turn on the PA. When
going from power down or stand by mode to TX
mode, or after a frequency change, the PLL needs
some time to lock on to the frequency. During this
time it is necessary to keep the PA off. This is done
by setting PA[2:0]=0 and PA_LDc_en=0. When the
LD signal goes high, it is safe to turn on the PA, by
setting the PA[2:0] to the desired output level.
Depending on the output power, and the loop filter,
the LD signal might drop during start up of the PA
due to VCO pulling. When LD is high again it is time
to start the modulation.
The lock detect signal is used internally in several
functions; the VCO_Fr_Chk/Auto, the MOD_LDc and
the PA_LDc. The VCO_Fr_Chk/Auto are described
in detail under the VCO chapter.
PA_LDc (PA Lock Detect Control) is used to
automatically turn on the PA the moment the PLL
has locked on to the frequency. This function is
enabled when the PA_LDc_en bit is set. From power
down or stand by, simply program the MICRF405 to
TX with the wanted PA output setting. The
MICRF405 will then automatically turn on the PA
once the PLL has locked. The PA will remain on until
PA[2:0]=PA_LDc_en=0 or the transmitter leaves
transmit mode (Mode[1:0]<>3). However, the PA is
temporary turned off for every internal load pulse or
if the DATAIN pin is tri-stated in open loop
modulation (Modulation[1:0]=2). This means that if
you want to change frequency, the PA will shut off
during the settling of the new frequency, and then it
is turned on once the PLL has locked on to the new
frequency. It is necessary that LD_en is set for the
PA_LDc function to work.
The correct time to start modulation will be internally
decided when the MOD_LDc (Modulation Lock
Detect control) bit is set. This function is only
working when data is transferred through the SPI
(Bit_IO_en=0). The phase detector frequency (Fphd)
has to be < 200kHz when MOD_LDc is enabled.
Program the MICRF405 in transmit at the proper
output frequency and power strength. Then, write
the frame length of the packet into the data buffer.
The MICRF405 will now delay the modulation until
the PLL has locked with PA turned on. For this
function to work, both LD_en and PA_LDc_en must
be set. This function is especially useful when
transmitting several packets without leaving the TX
mode and the PA_FEc_en bit is set. After a packet
is finished transmitted, the PA_FEc function will turn
the PA off until a new packet is to be sent. If the
MOD_LDc function is not enabled, the modulation
and turning on the PA will then start simultaneously,
there by creating distorted start of packet and
interfering with the settling of the PLL due to PA turn
on. With MOD_LDc enabled the modulation will be
delay until the PLL has locked with PA on.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MTX-102-433DR-B | MODULE TRANSMITTER 433MHZ 18DIP |
| MTX-103-915DR-B | MODULE TRANSMITTER 915MHZ 18DIP |
| MTX-405-433DR-B | MODULE TRANSMITTER 433MHZ 24DIP |
| N50P105 | IC MODULE MINI JOYSTICK SMD |
| OCB350L187Z | BOARD CALIBR CIRCUIT OPB350L187 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MICRF500 | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:700MHz to 1.1GHz RadioWire RF Transceiver |
| MICRF500BLQ | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:700MHz to 1.1GHz RadioWire RF Transceiver |
| MICRF500BLQ TR | 功能描述:射頻接收器 700-1000MHz, 3.0V, FSK, FH Transceiver RoHS:否 制造商:Skyworks Solutions, Inc. 類型:GPS Receiver 封裝 / 箱體:QFN-24 工作頻率:4.092 MHz 工作電源電壓:3.3 V 封裝:Reel |
| MICRF500BLQTR | 功能描述:TXRX UHF 700-1100MHZ 44-LQFP RoHS:否 類別:RF/IF 和 RFID >> RF 收發(fā)器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:30 系列:- 頻率:4.9GHz ~ 5.9GHz 數(shù)據(jù)傳輸率 - 最大:54Mbps 調(diào)制或協(xié)議:* 應(yīng)用:* 功率 - 輸出:-3dBm 靈敏度:- 電源電壓:2.7 V ~ 3.6 V 電流 - 接收:* 電流 - 傳輸:* 數(shù)據(jù)接口:PCB，表面貼裝 存儲容量:- 天線連接器:PCB，表面貼裝 工作溫度:-25°C ~ 85°C 封裝/外殼:68-TQFN 裸露焊盤 包裝:管件 |
| MICRF500EVAL1 | 功能描述:射頻開發(fā)工具 MICRF500 Evaluation Kit - For experimental use only RoHS:否 制造商:Taiyo Yuden 產(chǎn)品:Wireless Modules 類型:Wireless Audio 工具用于評估:WYSAAVDX7 頻率: 工作電源電壓:3.4 V to 5.5 V |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。