
MFC2000 Multifunctional Peripheral Controller 2000
Hardware Description
7-8
Conexant
100723A
Bits 7-4
Bits 3-0
StartNeg (0-15)
StartPos (0-15)
StartNeg establishes the location of the START signal trailing edge.
StartNeg establishes the location of the START signal leading edge.
Name/Address
Start Config
(StartConfig)
$01FF889D
Bit 15
Bit 14
Bit 13
Bit 12
Bit 11
Bit 10
Bit 9
Bit 8
Default
Rst. Value
00h
Read Value
00h
Guardband
Enable for
scctrl[6]
Guardband
Enable for
scctrl[5]
Guardband
Enable for
scctrl[4]
Guardband[4:0]
(in terms of pixel period)
Name/Address
Start Config
(StartConfig)
$01FF889C
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Default
Rst. Value
xxxxxxx0b
Read Value
00h
Offset[3:0]
(in terms of pixel period)
Length[3:0]
(in terms of pixel period)
Bit 15-13 Guardband Enable for scctrl[6:4]
When a guardband is enabled, then the corresponding control signal
will not change (will be “frozen”) for the duration specified by
“guardband” in bit 12-8.
Some scanner requires a quiet period while start pulse is active.
Within this quiet period, only the start pulse will be toggling while other
control signals are prevented from toggling. The duration of this period
is determined by guardband * pixelperiod.
The start pulse can be moved with respect to the start of scan cycle by
this offset value which is expressed in terms of pixel period.
The duration of the start pulse is programmable according to this
“Length” value.
Bit 12-8
Guardband[4:0]
Bit 7-4
Offset[3:0]
Bit 3-0
Length[3:0]
Start pulse duration is [length + 1] * pixel_period
Name/Address
Clk2a Edges
(Clk2aEdges)
$01FF889F
Bit 15
Bit 14
Bit 13
Bit 12
Bit 11
Bit 10
Bit 9
Bit 8
Default
Rst Value
xxh
Read Value
00h
(Not Used)
(Not Used)
(Not Used)
(Not Used)
(Not Used)
(Not Used)
(Not Used)
(Not Used)
Name/Address
Clk2a Edges
(Clk2aEdges)
$01FF889E
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Default
Rst Value
00h
Read Value
00h
Clk2aNeg Value (0-15)
Clk2aPos Value (0-15)
Bits 7-4
Clk2aNeg
Clk2aNeg establishes the trailing edge of the Clk2a signal relative to
the start of each dot period, and is specified in ScanDotScaler Clock
periods.
Clk2aPos establishes the leading edge of the Clk2a signal relative to
the start of each dot period, and is specified in ScanDotScaler Clock
periods.
Bits 3-0
Clk2aPos