- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄102741 > MCIMX31VMN5CR2 (FREESCALE SEMICONDUCTOR INC) 532 MHz, MICROPROCESSOR, PBGA473 PDF資料下載
參數(shù)資料
| 型號： | MCIMX31VMN5CR2 |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 532 MHz, MICROPROCESSOR, PBGA473 |
| 封裝： | 19 X 19 MM, 0.80 MM PITCH, ROHS COMPLIANT, MAPBGA-473 |
| 文件頁數(shù)： | 43/122頁 |
| 文件大?。?/td> | 1418K |
| 代理商： | MCIMX31VMN5CR2 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁當(dāng)前第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁
Electrical Characteristics
MCIMX31/MCIMX31L Technical Data, Rev. 4.1
Freescale Semiconductor
27
Figure 9. Write 1 Sequence Timing Diagram
Figure 10. Read Sequence Timing Diagram
4.3.5
ATA Electrical Specifications (ATA Bus, Bus Buffers)
This section discusses ATA parameters. For a detailed description, refer to the ATA specification.
The user needs to use level shifters for 3.3 Volt or 5.0 Volt compatibility on the ATA interface.
The use of bus buffers introduces delay on the bus and introduces skew between signal lines. These factors
make it difficult to operate the bus at the highest speed (UDMA-5) when bus buffers are used. If fast
UDMA mode operation is needed, this may not be compatible with bus buffers.
Another area of attention is the slew rate limit imposed by the ATA specification on the ATA bus.
According to this limit, any signal driven on the bus should have a slew rate between 0.4 and 1.2 V/ns with
a 40 pF load. Not many vendors of bus buffers specify slew rate of the outgoing signals.
When bus buffers are used, the ata_data bus buffer is special. This is a bidirectional bus buffer, so a
direction control signal is needed. This direction control signal is ata_buffer_en. When its high, the bus
should drive from host to device. When its low, the bus should drive from device to host. Steering of the
signal is such that contention on the host and device tri-state busses is always avoided.
Table 23. WR1/RD Timing Parameters
ID
Parameter
Symbol
Min
Typ
Max
Units
OW7
Write 1 / Read Low Time
tLOW1
1
5
15
s
OW8
Transmission Time Slot
tSLOT
60
117
120
s
OW9
Release Time
tRELEASE
15
—
45
s
OW7
OW8
1-Wire bus
(BATT_LINE)
OW7
OW8
OW9
1-Wire bus
(BATT_LINE)
Because
of
an
order
from
the
United
States
International
Trade
Commission,
BGA-packaged
product
lines
and
part
numbers
indicated
here
currently
are
not
available
from
Freescale
for
import
or
sale
in
the
United
States
prior
to
September
2010:
i.MX31
Product
Family
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB95F108ANSPMC1 | 16-BIT, FLASH, 16.25 MHz, RISC MICROCONTROLLER, PQFP64 |
| MB89PV530-201CF | MICROCONTROLLER, CQFP64 |
| MC9S08AC96CFGE | 8-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQFP44 |
| MPC8572CVTATLB | 32-BIT, 1200 MHz, MICROPROCESSOR, PBGA1023 |
| MPC8572ECPXAVLB | 32-BIT, 1500 MHz, MICROPROCESSOR, PBGA1023 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MCIMX31WPDK | 功能描述:開發(fā)板和工具包 - ARM I.MX31 WINCE PDK RoHS:否 制造商:Arduino 產(chǎn)品:Development Boards 工具用于評估:ATSAM3X8EA-AU 核心:ARM Cortex M3 接口類型:DAC, ICSP, JTAG, UART, USB 工作電源電壓:3.3 V |
| MCIMX32LVK5 | 制造商:Freescale Semiconductor 功能描述:MX32 14X14 - Bulk |
| MCIMX32VK5 | 制造商:Freescale Semiconductor 功能描述:MX32 14X14 - Tape and Reel |
| MCIMX32VK5R2 | 制造商:Freescale Semiconductor 功能描述:MX32 14X14 - Tape and Reel |
| MCIMX35 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Multimedia Applications Processor for Automotive Products |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。