
Memory Map/Register Definition
MCF5271 Reference Manual, Rev. 2
Freescale Semiconductor
24-5
24.3.1
UART Mode Registers 1 (UMR1n)
The UMR1n registers control configuration. UMR1n can be read or written when the mode
register pointer points to it, at RESET or after a RESET MODE REGISTER POINTER command using
UCRn[MISC]. After UMR1n is read or written, the pointer points to UMR2n.
0x00_0210
0x00_0250
0x00_0290
(Read) UART Input Port Change Register
(UIPCRn)
Reserved
(Write) UART Auxiliary Control Register1 (UACRn)
Reserved
0x00_0214
0x00_0254
0x00_0294
(Read) UART interrupt Status Register (UISRn)
Reserved
(Write) UART Interrupt Mask Register (UIMRn)
Reserved
0x00_0218
0x00_0258
0x00_0298
Reserved
(Write) UART Divider Upper Register (UBG1n)
Reserved
0x00_021C
0x00_025C
0x00_029C
Reserved
(Write) UART Divider Lower Register (UBG2n)
Reserved
0x00_0234
0x00_0274
0x00_02B4
(Read) UART Input Port Register (UIPn)
Reserved
Reserved
0x00_0238
0x00_0278
0x00_02B8
Reserved
(Write) UART Output Port Bit Set Command
Register (UOP1n)
Reserved
0x00_023C
0x00_027C
0x00_02BC
Reserved
(Write) UART Output Port Bit Reset Command
Register (UOP0n)
Reserved
1 UMR1n, UMR2n, and UCSRn should be changed only after the receiver/transmitter is issued a software reset
command. That is, if channel operation is not disabled, undesirable results may occur.
2 This address is for factory testing. Reading this location results in undesired effects and possible incorrect
transmission or reception of characters. Register contents may also be changed.
Table 24-2. UART Module Memory Map (Continued)
IPSBAR
Offset
[31:24]
[23:16]
[15:8]
[7:0]
UART0
UART1
UART2