
Appendix A Electrical Characteristics
MC9S12E128 Data Sheet, Rev. 1.07
Freescale Semiconductor
565
injection current may ow out of VDD5 and could result in external power supply going out of regulation.
Insure external VDD5 load will shunt current greater than maximum injection current. This will be the
greatest risk when the MCU is not consuming power; e.g. if no system clock is present, or if clock rate is
very low which would reduce overall power consumption.
A.1.5
Absolute Maximum Ratings
Absolute maximum ratings are stress ratings only. A functional operation under or outside those maxima
is not guaranteed. Stress beyond those limits may affect the reliability or cause permanent damage of the
device.
This device contains circuitry protecting against damage due to high static voltage or electrical elds;
however, it is advised that normal precautions be taken to avoid application of any voltages higher than
maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused
inputs are tied to an appropriate logic voltage level (e.g., either VSS5 or VDD5).
Table A-1. Absolute Maximum Ratings
Num
Rating
Symbol
Min
Max
Unit
1
I/O, Regulator and Analog Supply Voltage
VDD5
–0.3
6.5
V
2
Internal Logic Supply Voltage1
1 The device contains an internal voltage regulator to generate the logic and PLL supply out of the I/O supply. The absolute
maximum ratings apply when the device is powered from an external source.
VDD
–0.3
3.0
V
3
VDDPLL
–0.3
3.0
V
4
Voltage difference VDDX to VDDR and VDDA
VDDX
–0.3
0.3
V
5
Voltage difference VSSX to VSSR and VSSA
VSSX
–0.3
0.3
V
6
Digital I/O Input Voltage
VIN
–0.3
6.5
V
7
Analog Reference
VRH, VRL
–0.3
6.5
V
8
XFC, EXTAL, XTAL inputs
VILV
–0.3
3.0
V
9
TEST input
VTEST
–0.3
10.0
V
10
Instantaneous Maximum Current
Single pin limit for all digital I/O pins 2
2 All digital I/O pins are internally clamped to V
SSX and VDDX, VSSR and VDDR or VSSA and VDDA.
I
D
–25
+25
mA
11
Instantaneous Maximum Current
Single pin limit for XFC, EXTAL, XTAL3
3 These pins are internally clamped to V
SSPLL and VDDPLL
I
DL
–25
+25
mA
12
Instantaneous Maximum Current
Single pin limit for TEST4
4 This pin is clamped low to V
SSR, but not clamped high. This pin must be tied low in applications.
I
DT
–0.25
0
mA
13
Operating Temperature Range (packaged)
T
A
– 40
125
°C
14
Operating Temperature Range (junction)
TJ
– 40
140
°C
15
Storage Temperature Range
T
stg
– 65
155
°C