- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄3796 > MC68HC705C9ACP (Freescale Semiconductor)IC MCU 2.1MHZ 16K OTP 40-DIP PDF資料下載
參數(shù)資料
| 型號(hào)： | MC68HC705C9ACP |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 77/118頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MCU 2.1MHZ 16K OTP 40-DIP |
| 標(biāo)準(zhǔn)包裝： | 9 |
| 系列： | HC05 |
| 核心處理器： | HC05 |
| 芯體尺寸： | 8-位 |
| 速度： | 2.1MHz |
| 連通性： | SCI，SPI |
| 外圍設(shè)備： | POR，WDT |
| 輸入/輸出數(shù)： | 24 |
| 程序存儲(chǔ)器容量： | 16KB（16K x 8） |
| 程序存儲(chǔ)器類型： | OTP |
| RAM 容量： | 352 x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 3 V ~ 5.5 V |
| 振蕩器型： | 內(nèi)部 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 40-DIP（0.600"，15.24mm） |
| 包裝： | 管件 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁當(dāng)前第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁
Functional Description
MC68HC05C9A Advance Information Data Sheet, Rev. 4.1
Freescale Semiconductor
61
9.5 Functional Description
A block diagram of the SCI is shown in Figure 9-1. Option bits in serial control register1 (SCCR1) select
the wakeup method (WAKE bit) and data word length (M bit) of the SCI. SCCR2 provides control bits that
individually enable the transmitter and receiver, enable system interrupts, and provide the wakeup enable
bit (RWU) and the send break code bit (SBK). Control bits in the baud rate register (BAUD) allow the user
to select one of 32 different baud rates for the transmitter and receiver.
Data transmission is initiated by writing to the serial communications data register (SCDR). Provided the
transmitter is enabled, data stored in the SCDR is transferred to the transmit data shift register. This
transfer of data sets the transmit data register empty flag (TDRE) in the SCI status register (SCSR) and
generates an interrupt (if transmitter interrupts are enabled). The transfer of data to the transmit data shift
register is synchronized with the bit rate clock (see Figure 9-2). All data is transmitted least significant bit
first. Upon completion of data transmission, the transmission complete flag (TC) in the SCSR is set
(provided no pending data, preamble, or break is to be sent) and an interrupt is generated (if the transmit
complete interrupt is enabled). If the transmitter is disabled, and the data, preamble, or break (in the
transmit data shift register) has been sent, the TC bit will be set also. This will also generate an interrupt
if the transmission complete interrupt enable bit (TCIE) is set. If the transmitter is disabled during a
transmission, the character being transmitted will be completed before the transmitter gives up control of
the TDO pin.
When SCDR is read, it contains the last data byte received, provided that the receiver is enabled. The
receive data register full flag bit (RDRF) in the SCSR is set to indicate that a data byte has been
transferred from the input serial shift register to the SCDR; this will cause an interrupt if the receiver
interrupt is enabled. The data transfer from the input serial shift register to the SCDR is synchronized by
the receiver bit rate clock. The OR (overrun), NF (noise), or FE (framing) error flags in the SCSR may be
set if data reception errors occurred.
An idle line interrupt is generated if the idle line interrupt is enabled and the IDLE bit (which detects idle
line transmission) in SCSR is set. This allows a receiver that is not in the wakeup mode to detect the end
of a message, or the preamble of a new message, or to re-synchronize with the transmitter. A valid
character must be received before the idle line condition or the IDLE bit will not be set and idle line
interrupt will not be generated.
Figure 9-2. Rate Generator Division
OSC FREQ
(fOSC)
÷2
BUS FREQ
(fOP)
SCP0–SCP1
SCI PRESCALER
SELECT
N
SCR0–SCR2
SCI RATE
SELECT
M
÷16
SCI TRANS
CLOCK (TX)
SCI RECEIVE
CLOCK (RT)
CONTROL
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HC705C9ACFN | IC MCU 2.1MHZ 16K OTP 44-PLCC |
| EHFWX2PKG | CONN EEE1394 FMAL T/H CROSS BLK |
| EHFW2BXPKG | CONN EEE1394 FMALE T/H BLK 4-40 |
| P87C52X2FA,512 | IC 80C51 MCU 8K OTP 44-PLCC |
| R5F1007EANA#U0 | MCU 16BIT 64KB FLASH 24WQFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC705C9ACPE | 制造商:Freescale Semiconductor 功能描述: |
| MC68HC705C9AFNE | 功能描述:8位微控制器 -MCU 8B MCU 352 BYTES RAM RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| MC68HC705C9AVFNE | 功能描述:8位微控制器 -MCU 8B MCU 352 BYTES RAM RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| MC68HC705E6CDW | 制造商:Motorola Inc 功能描述: 制造商:MOTOROLA 功能描述: |
| MC68HC705G1B | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。