參數(shù)資料
型號(hào)： MC68HC05E16CFB
廠商： MOTOROLA INC
元件分類： 微控制器/微處理器
英文描述： 16256 bytes of user ROM, 320bytes of EPROM and 352 bytes of RAM
中文描述： 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQFP44
封裝： QFP-44
文件頁(yè)數(shù)： 49/96頁(yè)
文件大?。?/td> 3045K
代理商： MC68HC05E16CFB
MC68HC05SR3
Freescale
7-3
ANALOG TO DIGITAL CONVERTER
7
7.2
ADC Status and Control Register (ADSCR)
The ADSCR is a read/write register containing status and control bits for the ADC.
COCO — COnversion COmplete
1 (set)
–
An ADC conversion has completed; ADC Data Register ($0F)
contains valid conversion result.
0 (clear) –
ADC conversion not completed.
This read-only status bit is set when a conversion is completed, indicating that the ADC Data
Register contains a valid result. This COCO bit is cleared either by a write to the ADSCR or a read
of the ADC Data Register. Once the COCO bit is cleared, a new conversion automatically starts.
If the COCO bit is not cleared, conversions are initiated every 32 cycles. In this continuous
conversion mode the ADC Data Register is refreshed with new data, every 32 cycles, and the
COCO bit remains set.
ADRC — ADC RC Oscillator Control
1 (set)
–
ADC uses RC oscillator as clock source.
0 (clear) –
ADC uses internal processor clock as clock source.
The RC oscillator option must be used if the internal processor is running below 1MHz. A
stabilization time of typically 1ms is required when switching to the RC oscillator option.
ADON — ADC On
1 (set)
–
ADC is switched ON.
0 (clear) –
ADC is switched OFF.
When the ADC is turned from OFF to ON, it requires a time tADON for the current sources to
stabilize. During this time ADC conversion results may be inaccurate. Switching the ADC off
disables the internal charge pump and RC oscillator (if selected by ADRC=1), and hence saving
power.
CH2:CH0 — Channel Select Bits
These three bits selects one of eight ADC channels for the conversion. Channels 0 to 3
correspond to inputs AN0-AN3 on port pins PD0-PD3 respectively. Channels 4 and 5 are the ADC
reference inputs VRH and VRL, on port pins PD4 and PD5 respectively. Channels 6 and 7 are used
for internal reference points. Table 7-1 shows the signals selected by the channel select bits.
Address
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
State
on reset
$0E
COCO
ADRC
ADON
CH2
CH1
CH0
000- -000
TPG
51
05SR3.Book Page 3 Thursday, August 4, 2005 1:08 PM
相關(guān)PDF資料
PDF描述
MCM69P817ZP3 256K x 18 Bit Pipelined BurstRAM Synchronous Fast Static RAM
MCM69P818ZP4 256K x 18 Bit Pipelined BurstRAM Synchronous Fast Static RAM
MCM69P818ZP4R 256K x 18 Bit Pipelined BurstRAM Synchronous Fast Static RAM
MCM69P737TQ4R 128K x 36 Bit Pipelined BurstRAM Synchronous Fast Static RAM
MCM69P819TQ4R 256K x 18 Bit Pipelined BurstRAM Synchronous Fast Static RAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68HC05E16CFU 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:16256 bytes of user ROM, 320bytes of EPROM and 352 bytes of RAM
MC68HC05E16FB 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:16256 bytes of user ROM, 320bytes of EPROM and 352 bytes of RAM
MC68HC05E16FU 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:16256 bytes of user ROM, 320bytes of EPROM and 352 bytes of RAM
MC68HC05E5 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification
MC68HC05E5DW 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*