- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄354437 > MC68HC05E16CFB (MOTOROLA INC) 16256 bytes of user ROM, 320bytes of EPROM and 352 bytes of RAM PDF資料下載
參數(shù)資料
| 型號(hào)： | MC68HC05E16CFB |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 16256 bytes of user ROM, 320bytes of EPROM and 352 bytes of RAM |
| 中文描述： | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQFP44 |
| 封裝： | QFP-44 |
| 文件頁數(shù)： | 31/96頁 |
| 文件大小： | 3045K |
| 代理商： | MC68HC05E16CFB |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁當(dāng)前第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁
MC68HC05SR3
Freescale
5-1
RESETS AND INTERRUPTS
5
RESETS AND INTERRUPTS
This section describes the reset and interrupt functions on the MCU.
5.1
RESETS
The MC68HC05SR3 can be reset in three ways:
by initial power-on reset function, (POR),
by an active low input to the RESET pin, (RESET), and
by a Low Voltage Reset, (LVR).
All of these resets will cause the program to go to the starting address, specified by the contents
of memory locations $1FFE and $1FFF, and cause the interrupt mask (I-bit) of the Condition Code
Register (CCR) to be set.
5.1.1
Power-On Reset (POR)
The power-on reset (POR) occurs on power-up to allow the clock oscillator to stabilize. The POR
is strictly for power-up conditions, and should not be used to detect any drops in power supply
voltage.
There is an oscillator stabilization delay of tPORL internal processor bus clock cycles after the
oscillator becomes active. The RESET pin will be pulled down internally during these cycles. If the
RESET pin is low (by external circuit) at the end of the tPORL period, the processor remains in the
reset condition until RESET goes high.
5.1.2
RESET Pin
The RESET input pin is used to reset the MCU to provide an orderly software start-up procedure.
When using the external reset, the RESET pin must stay low for a minimum of 1.5tCYC. The
RESET pin is connected to a Schmitt Trigger circuit as part of its input to improve noise immunity.
TPG
35
05SR3.Book Page 1 Thursday, August 4, 2005 1:08 PM
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MCM69P817ZP3 | 256K x 18 Bit Pipelined BurstRAM Synchronous Fast Static RAM |
| MCM69P818ZP4 | 256K x 18 Bit Pipelined BurstRAM Synchronous Fast Static RAM |
| MCM69P818ZP4R | 256K x 18 Bit Pipelined BurstRAM Synchronous Fast Static RAM |
| MCM69P737TQ4R | 128K x 36 Bit Pipelined BurstRAM Synchronous Fast Static RAM |
| MCM69P819TQ4R | 256K x 18 Bit Pipelined BurstRAM Synchronous Fast Static RAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC05E16CFU | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:16256 bytes of user ROM, 320bytes of EPROM and 352 bytes of RAM |
| MC68HC05E16FB | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:16256 bytes of user ROM, 320bytes of EPROM and 352 bytes of RAM |
| MC68HC05E16FU | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:16256 bytes of user ROM, 320bytes of EPROM and 352 bytes of RAM |
| MC68HC05E5 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification |
| MC68HC05E5DW | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。