一起碰一起噜一起,欧美性爱视频免费观看黑人

您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45216 > MC68360FE25 (FREESCALE SEMICONDUCTOR INC) 32-BIT, 25 MHz, RISC PROCESSOR, CQFP240 PDF資料下載

型號：	MC68360FE25
廠商：	FREESCALE SEMICONDUCTOR INC
元件分類：	微控制器/微處理器
英文描述：	32-BIT, 25 MHz, RISC PROCESSOR, CQFP240
封裝：	CERAMIC, QFP-240
文件頁數(shù)：	299/962頁
文件大?。?/td>	26435K
代理商：	MC68360FE25

IDMA Channels

MC68360 USER’S MANUAL

IMB bus masters request bus ownership on a per-cycle basis. Thus, on each bus cycle, the

IMB is given to the highest priority bus master requesting the bus. External bus masters may

also request the bus and obtain priority over the internal bus masters.

In addition, on the QUICC, interrupts may take priority over bus masters. Thus, another con-

dition for the IDMA to obtain the bus is for the interrupt service level on the IMB to be less

than or equal to the interrupt service mask (ISM bits) in the ICCR.

If the CPU32+ is enabled, the IDMA bus arbitration sequence is like that shown in Figure 7-

12. The BR, BG, and BGACK signals are not affected during the arbitration sequence. The

only external indication of an IDMA bus request is the bus clear out (BCLRO) pin. BCLRO

is only available externally if programmed in the SIM60 port E pin assignment register. Addi-

tionally, BCLRO is only asserted if the IDMA ID for that channel is greater than the value

programmed into the BCLROID2-BCLROID0 bits in the SIM60 module configuration regis-

ter. BCLRO can be used to clear off an external bus master from the external bus, if desired.

For instance, BCLRO can be connected through logic to the external master’s HALT signal,

and then negated externally when the external master’s AS signal is negated. BCLRO is

negated during S2 of the final IDMA bus cycle before it relinquishes the bus.

Figure 7-12. IDMA Bus Arbitration (Normal Operation)

1. The BCLRO signal is only asserted if the IDMA bus arbitration ID is greater than

the BCLROID2–BCLROID0 bits in the SIM60 module configuration register.

2. Note that the BR, BG, and BGACK signals are not affected by the IDMA bus arbi-

tration process if the CPU32+ is enabled.

DREQ SAMPLED

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

相關代理商/技術參數(shù)	參數(shù)描述
MC68360FE25C	制造商:Motorola Inc 功能描述:
MC68360FE25V	制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:QUad Integrated Communications Controller Users Manual
MC68360FE33	制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:QUad Integrated Communications Controller Users Manual
MC68360FE33C	制造商:Motorola Inc 功能描述:
MC68360RC25	制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:QUad Integrated Communications Controller Users Manual

發(fā)布緊急采購，3分鐘左右您將得到回復。

(若只采購一條型號，填寫一行即可)

*型號	*數(shù)量	廠商	批號	封裝