參數(shù)資料
型號： MB91F267NAPMC-GSE1
廠商： Fujitsu Semiconductor America Inc
文件頁數(shù)： 48/53頁
文件大小： 0K
描述： IC MCU FLASH 128KB FLASH 64LQFP
標(biāo)準(zhǔn)包裝： 1
系列： FR MB91265A
核心處理器： FR60Lite RISC
芯體尺寸： 32-位
速度： 33MHz
連通性： CAN，UART/USART
外圍設(shè)備： DMA，WDT
輸入/輸出數(shù)： 49
程序存儲器容量： 128KB（128K x 8）
程序存儲器類型： 閃存
RAM 容量： 4K x 8
電壓 - 電源 (Vcc/Vdd)： 4 V ~ 5.5 V
數(shù)據(jù)轉(zhuǎn)換器： A/D 11x8/10b
振蕩器型： 外部
工作溫度： -40°C ~ 105°C
封裝/外殼： 64-LQFP
包裝： 托盤
配用： 865-1102-ND - BOARD EVAL RS232 100QFP
其它名稱： 865-1091
55
8183F–AVR–06/12
ATtiny24A/44A/84A
10.1.2
Toggling the Pin
Writing a logic one to PINxn toggles the value of PORTxn, independent on the value of DDRxn.
Note that the SBI instruction can be used to toggle one single bit in a port.
10.1.3
Switching Between Input and Output
When switching between tri-state ({DDxn, PORTxn} = 0b00) and output high ({DDxn, PORTxn}
= 0b11), an intermediate state with either pull-up enabled {DDxn, PORTxn} = 0b01) or output
low ({DDxn, PORTxn} = 0b10) must occur. Normally, the pull-up enabled state is fully accept-
able, as a high-impedant environment will not notice the difference between a strong high driver
and a pull-up. If this is not the case, the PUD bit in the MCUCR Register can be set to disable all
pull-ups in all ports.
Switching between input with pull-up and output low generates the same problem. The user
must use either the tri-state ({DDxn, PORTxn} = 0b00) or the output high state ({DDxn, PORTxn}
= 0b10) as an intermediate step.
Table 10-1 summarizes the control signals for the pin value.
10.1.4
Reading the Pin Value
Independent of the setting of Data Direction bit DDxn, the port pin can be read through the
PINxn Register bit. As shown in Figure 10-2 on page 54, the PINxn Register bit and the preced-
ing latch constitute a synchronizer. This is needed to avoid metastability if the physical pin
changes value near the edge of the internal clock, but it also introduces a delay. Figure 10-3
shows a timing diagram of the synchronization when reading an externally applied pin value.
The maximum and minimum propagation delays are denoted t
pd,max and tpd,min respectively.
Figure 10-3.
Synchronization when Reading an Externally Applied Pin value
Table 10-1.
Port Pin Configurations
DDxn
PORTxn
PUD
(in MCUCR)
I/O
Pull-up
Comment
0
X
Input
No
Tri-state (Hi-Z)
0
1
0
Input
Yes
Pxn will source current if ext. pulled low
0
1
Input
No
Tri-state (Hi-Z)
1
0
X
Output
No
Output Low (Sink)
1
X
Output
No
Output High (Source)
XXX
in r17, PINx
0x00
0xFF
INSTRUCTIONS
SYNC LATCH
PINxn
r17
XXX
SYSTEM CLK
t
pd, max
t pd, min
相關(guān)PDF資料
PDF描述
MB91F478PMC1-GE1 IC MCU 384KB FLASH 144LFQFP
MB91F662PMC-GE1 IC MCU 512KB FLASH FR80 120-LQFP
MB95F108AJWPMC-GE1 IC MCU 60K FLASH 64-LQFP
MB95F118JWPMC-GE1 IC MCU 60K FLASH 2KB RAM 52LQFP
MB95F128DPMC-GE1 IC MCU FLASH 60K ROM 100LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MB91F267NPMC-G 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit Proprietary Microcontroller
MB91F267NPMC-GE1 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit Proprietary Microcontroller
MB91F267NPMC-GS 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit Proprietary Microcontroller
MB91F267NPMC-GSE1 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit Proprietary Microcontroller
MB91F267NPMCR-GE1 制造商:FUJITSU 功能描述: 制造商:FUJITSU 功能描述:MCU 32BIT FR 128K FLASH 64LQFP 制造商:FUJITSU 功能描述:MCU, 32BIT, FR, 128K FLASH, 64LQFP 制造商:FUJITSU 功能描述:MCU, 32BIT, FR, 128K FLASH, 64LQFP, Controller Family/Series:FR60, Core Size:32b 制造商:FUJITSU 功能描述:IC, 32BIT MCU, FR60, 33MHZ, LQFP-64, Controller Family/Series:FR60, Core Size:32bit, No. of I/O's:48, Supply Voltage Min:4V, Supply Voltage Max:5.5V, Digital IC Case Style:LQFP, No. of Pins:64, Program Memory Size:128KB, MSL:- , RoHS Compliant: Yes
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*