- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384713 > MAX9205 (Maxim Integrated Products, Inc.) Dual J-K Positive-Edge-Triggered Flip-Flops W/Clear And Preset 16-CFP -55 to 125 PDF資料下載
參數(shù)資料
| 型號(hào)： | MAX9205 |
| 廠商： | Maxim Integrated Products, Inc. |
| 英文描述： | Dual J-K Positive-Edge-Triggered Flip-Flops W/Clear And Preset 16-CFP -55 to 125 |
| 中文描述： | 10位、總線式LVDS串行器 |
| 文件頁(yè)數(shù)： | 5/13頁(yè) |
| 文件大?。?/td> | 180K |
| 代理商： | MAX9205 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)當(dāng)前第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)
M
10-Bit Bus LVDS Serializers
_______________________________________________________________________________________
5
Pin Description
PIN
NAME
FUNCTION
1, 2
SYNC 1,
SYNC 2
LVCMOS/LVTTL Logic Inputs. The two SYNC pins are ORed. When at least one of the two pins
are asserted high for at least six cycles of TCLK, the serializer initiates a transmission of 1024
SYNC patterns. If held high after 1024 SYNC patterns have been transmitted, SYNC patterns
continue to be sent until the SYNC pin is asserted low. Toggling a SYNC pin after six TCLK cycles
high and before 1024 SYNC patterns have been transmitted does not affect the output of the 1024
SYNC patterns.
LVCMOS/LVTTL Data Inputs. Data is loaded into a 10-bit latch by the selected TCLK edge.
3
–
12
IN0
–
IN9
13
TCLK_R/
F
LVCMOS/LVTTL Logic Input. High selects a TCLK rising-edge data strobe. Low selects a TCLK
falling-edge data strobe.
14
TCLK
LVCMOS/LVTTL Reference Clock Input. The MAX9205 accepts a 16MHz to 40MHz clock. The
MAX9207 accepts a 40MHz to 66MHz clock. TCLK provides a frequency reference to the PLL and
strobes parallel data into the input latch.
Digital Circuit Ground. Connect to ground plane.
15, 16
DGND
17, 26
AV
CC
Analog Circuit Power Supply (Includes PLL). Bypass AV
CC
to ground with a 0.1
μ
F capacitor and a
0.001
μ
F capacitor. Place the 0.001
μ
F capacitor closest to AV
CC
.
18, 20,
23, 25
AGND
Analog Circuit Ground. Connect to ground plane.
19
EN
LVCMOS/LVTTL Logic Input. High enables serial data output. Low puts the bus LVDS output into
high impedance.
21
22
OUT-
OUT+
Inverting Bus LVDS Differential Output
Noninverting Bus LVDS Differential Output
24
PWRDN
LVCMOS/LVTTL Logic Input. Low puts the device into power-down mode and the output into high
impedance.
27, 28
DV
CC
Digital Circuit Power Supply. Bypass DV
CC
to ground with a 0.1
μ
F capacitor and a 0.001
μ
F
capacitor. Place the 0.001
μ
F capacitor closest to DV
CC
.
Detailed Description
The MAX9205/MAX9207 are 10-bit serializers designed
to transmit data over balanced media that may be a
standard twisted-pair cable or PC board traces at
160Mbps to 660Mbps. The interface may be double-
terminated point-to-point or a heavily loaded multipoint
bus. The characteristic impedance of the media and
connected devices can range from 100
for a point-to-
point interface to 54
for a heavily loaded multipoint
bus. A double-terminated point-to-point interface uses
a 100
-termination resistor at each end of the inter-
face, resulting in a load of 50
. A heavily loaded multi-
point bus requires a termination as low as 54
at each
end of the bus, resulting in a termination load of 27
.
The serializer requires a deserializer such as the
MAX9206/MAX9208 for a complete data transmission
application.
A high-state start bit and a low-state stop bit, added
internally, frame the 10-bit parallel input data and
ensure a transition in the serial data stream. Therefore,
12 serial bits are transmitted for each 10-bit parallel
input. The MAX9205 accepts a 16MHz to 40MHz refer-
ence clock, producing a serial data rate of 192Mbps
(12 bits x 16MHz) to 480Mbps (12 bits x 40MHz). The
MAX9207 accepts a 40MHz to 66MHz reference clock,
producing 480Mbps to 792Mbps. However, since only
10 bits are from input data, the actual throughput is 10
times the TCLK frequency.
To transmit data, the serializers sequence through
three modes: initialization mode, synchronization mode,
and data transmission mode.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX9205EAI | Dual J-K Positive-Edge-Triggered Flip-Flops W/Clear And Preset 20-LCCC -55 to 125 |
| MAX9321B | Hex Inverters 14-CDIP -55 to 125 |
| MAX9321BESA | Hex Inverters 14-CFP -55 to 125 |
| MAX9394-MAX9395 | CB 2C 2#16S PIN RECP BOX |
| MAX9394 | 2:1 Multiplexers and 1:2 Demultiplexers with Loopback |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX9205_10 | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:10-Bit Bus LVDS Serializers |
| MAX9205EAI | 功能描述:LVDS 接口集成電路 RoHS:否 制造商:Texas Instruments 激勵(lì)器數(shù)量:4 接收機(jī)數(shù)量:4 數(shù)據(jù)速率:155.5 Mbps 工作電源電壓:5 V 最大功率耗散:1025 mW 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-16 Narrow 封裝:Reel |
| MAX9205EAI/V+ | 功能描述:串行器/解串器 - Serdes 10-Bit Bus LVDS Serializer RoHS:否 制造商:Texas Instruments 類型:Deserializer 數(shù)據(jù)速率:1.485 Gbit/s 輸入類型:ECL/LVDS 輸出類型:LVCMOS 輸入端數(shù)量:1 輸出端數(shù)量:20 工作電源電壓:2.375 V to 2.625 V 工作溫度范圍:0 C to + 70 C 封裝 / 箱體:TQFP-64 |
| MAX9205EAI/V+T | 功能描述:串行器/解串器 - Serdes 10-Bit Bus LVDS Serializer RoHS:否 制造商:Texas Instruments 類型:Deserializer 數(shù)據(jù)速率:1.485 Gbit/s 輸入類型:ECL/LVDS 輸出類型:LVCMOS 輸入端數(shù)量:1 輸出端數(shù)量:20 工作電源電壓:2.375 V to 2.625 V 工作溫度范圍:0 C to + 70 C 封裝 / 箱體:TQFP-64 |
| MAX9205EAI+ | 功能描述:串行器/解串器 - Serdes 10-Bit Bus LVDS Serializer RoHS:否 制造商:Texas Instruments 類型:Deserializer 數(shù)據(jù)速率:1.485 Gbit/s 輸入類型:ECL/LVDS 輸出類型:LVCMOS 輸入端數(shù)量:1 輸出端數(shù)量:20 工作電源電壓:2.375 V to 2.625 V 工作溫度范圍:0 C to + 70 C 封裝 / 箱體:TQFP-64 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。