- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384713 > MAX9205 (Maxim Integrated Products, Inc.) Dual J-K Positive-Edge-Triggered Flip-Flops W/Clear And Preset 16-CFP -55 to 125 PDF資料下載
參數(shù)資料
| 型號： | MAX9205 |
| 廠商： | Maxim Integrated Products, Inc. |
| 英文描述： | Dual J-K Positive-Edge-Triggered Flip-Flops W/Clear And Preset 16-CFP -55 to 125 |
| 中文描述： | 10位、總線式LVDS串行器 |
| 文件頁數(shù)： | 11/13頁 |
| 文件大?。?/td> | 180K |
| 代理商： | MAX9205 |
M
10-Bit Bus LVDS Serializers
______________________________________________________________________________________
11
100
100
ASIC
ASIC
ASIC
100
100
MAX9205
MAX9207
MAX9150
REPEATER
MAX9206
MAX9208
MAX9206
MAX9208
Figure 13. Point-to-Point Broadcast Using MAX9150 Repeater
A point-to-point version of the multidrop bus is shown in
Figure 13. The low-jitter MAX9150 10-port repeater is
used to reproduce and transmit the serializer output
over 10 double-terminated point-to-point links.
Compared to the multidrop bus, more interconnect is
traded for more robust hot-plug capability.
The repeater eliminates nine serializers compared to 10
individual point-to-point serializer-to-deserializer con-
nections. Since repeater jitter subtracts from the serial-
izer-deserializer timing margin, a low-jitter repeater is
essential in most high data rate applications.
Multiple serializers and deserializers bused over a dif-
ferential serial connection on a backplane are shown in
Figure 14. The second serializer can be a backup to
the primary serializer. The typical close spacing (1in or
less) of cards on a backplane reduces the characteris-
tic impedance by as much as half the initial, unloaded
value. Termination resistors that match the loaded char-
acteristic impedance are required at each end of the
bus. The total loaded seen by the serializer is 27
in
this case.
Board Layout
For bus LVDS applications, a four-layer PC board that
provides separate power, ground, and input/output sig-
nals is recommended. Separate LVTTL/LVCMOS and
bus LVDS signals from each other to prevent coupling
into the bus LVDS lines.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX9205EAI | Dual J-K Positive-Edge-Triggered Flip-Flops W/Clear And Preset 20-LCCC -55 to 125 |
| MAX9321B | Hex Inverters 14-CDIP -55 to 125 |
| MAX9321BESA | Hex Inverters 14-CFP -55 to 125 |
| MAX9394-MAX9395 | CB 2C 2#16S PIN RECP BOX |
| MAX9394 | 2:1 Multiplexers and 1:2 Demultiplexers with Loopback |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX9205_10 | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:10-Bit Bus LVDS Serializers |
| MAX9205EAI | 功能描述:LVDS 接口集成電路 RoHS:否 制造商:Texas Instruments 激勵器數(shù)量:4 接收機數(shù)量:4 數(shù)據(jù)速率:155.5 Mbps 工作電源電壓:5 V 最大功率耗散:1025 mW 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-16 Narrow 封裝:Reel |
| MAX9205EAI/V+ | 功能描述:串行器/解串器 - Serdes 10-Bit Bus LVDS Serializer RoHS:否 制造商:Texas Instruments 類型:Deserializer 數(shù)據(jù)速率:1.485 Gbit/s 輸入類型:ECL/LVDS 輸出類型:LVCMOS 輸入端數(shù)量:1 輸出端數(shù)量:20 工作電源電壓:2.375 V to 2.625 V 工作溫度范圍:0 C to + 70 C 封裝 / 箱體:TQFP-64 |
| MAX9205EAI/V+T | 功能描述:串行器/解串器 - Serdes 10-Bit Bus LVDS Serializer RoHS:否 制造商:Texas Instruments 類型:Deserializer 數(shù)據(jù)速率:1.485 Gbit/s 輸入類型:ECL/LVDS 輸出類型:LVCMOS 輸入端數(shù)量:1 輸出端數(shù)量:20 工作電源電壓:2.375 V to 2.625 V 工作溫度范圍:0 C to + 70 C 封裝 / 箱體:TQFP-64 |
| MAX9205EAI+ | 功能描述:串行器/解串器 - Serdes 10-Bit Bus LVDS Serializer RoHS:否 制造商:Texas Instruments 類型:Deserializer 數(shù)據(jù)速率:1.485 Gbit/s 輸入類型:ECL/LVDS 輸出類型:LVCMOS 輸入端數(shù)量:1 輸出端數(shù)量:20 工作電源電壓:2.375 V to 2.625 V 工作溫度范圍:0 C to + 70 C 封裝 / 箱體:TQFP-64 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。