參數(shù)資料
型號(hào): MAX5866ETM+T
廠(chǎng)商: Maxim Integrated Products
文件頁(yè)數(shù): 7/26頁(yè)
文件大?。?/td> 0K
描述: IC ANLG FRONT END 60MSPS 48-TQFN
產(chǎn)品培訓(xùn)模塊: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標(biāo)準(zhǔn)包裝: 2,500
位數(shù): 10
通道數(shù): 4
功率(瓦特): 2.10W
電壓 - 電源,模擬: 2.7 V ~ 3.3 V
電壓 - 電源,數(shù)字: 2.7 V ~ 3.3 V
封裝/外殼: 48-WFQFN 裸露焊盤(pán)
供應(yīng)商設(shè)備封裝: 48-TQFN-EP(7x7)
包裝: 帶卷 (TR)
ADC System Timing Requirements
Figure 3 shows the relationship between the clock, ana-
log inputs, and the resulting output data. Channel IA
(CHI) and channel QA (CHQ) are simultaneously sam-
pled on the rising edge of the clock signal (CLK) and
the resulting data is multiplexed at the DA0–DA7 out-
puts. CHI data is updated on the rising edge and CHQ
data is updated on the falling edge of the CLK.
Including the delay through the output latch, the total
clock-cycle latency is 5 clock cycles for CHI and 5.5
clock cycles for CHQ.
Dual 10-Bit DAC
The 10-bit DACs are capable of operating with clock
speeds up to 60MHz. The DAC’s digital inputs, DD0–DD9,
are multiplexed on a single 10-bit bus. The voltage refer-
ence determines the data converters’ full-scale output
voltages. See the Reference Configurations section for
setting reference voltage. The DACs utilize a current-array
technique with a 1mA (with 1.024V reference) full-scale
output current driving a 400 internal resistor resulting in
a ±400mV full-scale differential output voltage. The
MAX5866 is designed for differential output only and is
not intended for single-ended application. The analog
outputs are biased at 1.4V common mode and designed
to drive a differential input stage with input impedance
≥70k. This simplifies the analog interface between RF
quadrature upconverters and the MAX5866. RF upcon-
verters require a 1.3V to 1.5V common-mode bias. The
internal DC common-mode bias eliminates discrete level-
setting resistors and code-generated level-shifting while
preserving the full dynamic range of each transmit DAC.
Table 2 shows the output voltage vs. input code.
MAX5866
Ultra-Low-Power, High-Dynamic-
Performance, 60Msps Analog Front End
______________________________________________________________________________________
15
Figure 2. ADC Transfer Function
INPUT VOLTAGE (LSB)
-1
-126 -125
256
2 x VREF
1 LSB =
VREF = VREFP - VREFN
VREF
V
REF
V
REF
0+1
-127
+126
+128
+127
-128
+125
(COM)
OFFSET
BINAR
Y
OUTPUT
CODE
(LSB)
0000 0000
0000 0001
0000 0010
0000 0011
1111 1111
1111 1110
1111 1101
0111 1111
1000 0000
1000 0001
Figure 3. ADC System Timing Diagram
tDOQ
tDOI
5 CLOCK-CYCLE LATENCY (CHI), 5.5 CLOCK-CYCLE LATENCY (CHQ)
DA0–DA7
D0Q
D1I
D1Q
D2I
D2Q
D3I
D3Q
D4I
D4Q
D5I
D5Q
D6I
D6Q
CHI
CHQ
CLK
相關(guān)PDF資料
PDF描述
MAX978EEE+ IC COMPARATOR QUAD 16-QSOP
MAX913CPA+ IC COMPARATOR TTL SNGL HS 8-DIP
ISL98002CRZ-140 IC VID DIGITIZER 3CHN AFE 72-QFN
VE-JNR-MY-F2 CONVERTER MOD DC/DC 7.5V 50W
MAX9691ESA+ IC COMPARATOR W/LE 8-SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MAX5868EXE+ 制造商:Maxim Integrated Products 功能描述:- Rail/Tube
MAX5873EGK 制造商:Rochester Electronics LLC 功能描述: 制造商:Maxim Integrated Products 功能描述:
MAX5873EGK+D 功能描述:數(shù)模轉(zhuǎn)換器- DAC 12-Bit 2Ch 200Msps DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類(lèi)型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
MAX5873EGK+TD 功能描述:數(shù)模轉(zhuǎn)換器- DAC 12-Bit 2Ch 200Msps DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類(lèi)型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
MAX5873EGK-D 功能描述:數(shù)模轉(zhuǎn)換器- DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類(lèi)型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube