- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383371 > MAX3670EGJ (MAXIM INTEGRATED PRODUCTS INC) Low-Jitter 155MHz/622MHz Clock Generator PDF資料下載
參數(shù)資料
| 型號(hào)： | MAX3670EGJ |
| 廠商： | MAXIM INTEGRATED PRODUCTS INC |
| 元件分類： | XO, clock |
| 英文描述： | Low-Jitter 155MHz/622MHz Clock Generator |
| 中文描述： | 670 MHz, OTHER CLOCK GENERATOR, QCC32 |
| 封裝： | 5 X 5 MM, QFN-32 |
| 文件頁(yè)數(shù)： | 10/13頁(yè) |
| 文件大?。?/td> | 339K |
| 代理商： | MAX3670EGJ |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)當(dāng)前第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)
M
Layout
The MAX3670 performance can be significantly affect-
ed by circuit board layout and design. Use good high-
frequency design techniques, including minimizing
ground inductance and using fixed-impedance trans-
mission lines on the reference and VCO clock signals.
Power-supply decoupling should be placed as close to
V
CC
pins as possible. Take care to isolate the input
from the output signals to reduce feedthrough.
VCO Selection
The MAX3670 is designed to accommodate a wide
range of VCO gains, positive or negative transfer
slopes, and V
CC
-referenced or ground-referenced con-
trol voltages. These features allow the user a wide
range of options in VCO selection; however, the proper
VCO must be selected to allow the clock generator cir-
cuitry to operate at the optimum levels. When selecting
a VCO, the user needs to take into account the phase
noise and modulation bandwidth. Phase noise is impor-
tant because the phase noise above the PLL bandwidth
will be dominated by the VCO noise performance.
The modulation bandwidth of the VCO contributes an
additional higher-order pole (HOP) to the system and
should be greater than the HOP set with the external fil-
ter components.
Noise Performance Optimization
Depending on the application, there are many different
ways to optimize the PLL performance. The following
are general guidelines to improve the noise on the sys-
tem output clock.
1) If the reference clock noise dominates the total sys-
tem-clock output jitter, then decreasing the loop
bandwidth (K) reduces the output jitter.
2) If the VCO noise dominates the total system clock
output jitter, then increasing the loop bandwidth (K)
reduces the output jitter.
3) Smaller total divider ratio (N1
N2), lower HOP, and
smaller R
1
reduce the spurious output jitter.
4) Smaller R
1
reduces the random noise due to the op amp.
LOL Setup
The
LOL
output indicates if the PLL has locked onto the
reference clock using an XOR gate and comparator.
The comparator threshold can be adjusted with THADJ,
and the XOR gate output can be filtered with a capaci-
tor between CTH and ground (Figure 3 in the
Interface
Schematic
section). When the voltage at pin CTH
exceeds the voltage at pin THADJ, then the
LOL
output
goes low and indicates that the PLL is not locked. Note
that excessive jitter on the reference clock input at fre-
quencies above the loop bandwidth may degrade LOL
functionality.
The user can set the amount of frequency or phase dif-
ference between VCO and reference clock at which
LOL
indicates an out-of-lock condition. The frequency
difference is called the beat frequency. The CTH pin
can be connected to an external capacitor, which sets
the lowpass filter frequency to approximately
This lowpass filter frequency should be set about 10
times lower than the beat frequency to make sure the
filtered signal at CTH does not drop below the THADJ
threshold voltage. The internal compare frequency of
the part is 77.78MHz. For a 1ppm sensitivity (beat fre-
quency of 77Hz), the filter needs to be at 7.7Hz, and
CTH should be at 0.33μF.
The voltage at THADJ will determine the level at which
the
LOL
output flags. THADJ is set to a default value of
0.6V which corresponds in a 45
°
phase difference. This
value can be overridden by applying the desired
threshold voltage to the pin. The range of THADJ is
from 0V (0
°
) to 2.4V (180
°
).
f
C
k
L
TH
=
π
1
2
60
Low-Jitter 155MHz/622MHz
Clock Generator
10
______________________________________________________________________________________
V
CC
- 1.3V
V
CC
10.5k
10.5k
REFLCK+
REFLCK-
MAX3670
Figure 1. Input Interface
Interface Schematics
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX3670 | RECTIFIER STANDARD SINGLE 1A 100V 100 30A-ifsm 5uA-ir 1V-vf A405 5K/REEL-13 |
| MAX368EPN | Fault-Protected Analog Multiplexer with Latch |
| MAX369MJN | Fault-Protected Analog Multiplexer with Latch |
| MAX368CWN | Fault-Protected Analog Multiplexer with Latch |
| MAX369CJN | Fault-Protected Analog Multiplexer with Latch |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX3670EGJ-T | 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 Low-Jitter 155MHz/622MHz RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| MAX3670ETJ+ | 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 Low-Jitter 155MHz/622MHz RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| MAX3670ETJ+T | 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 Low-Jitter 155MHz/622MHz RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| MAX3670ETJ+TD | 制造商:Maxim Integrated Products 功能描述:CLOCK GEN 32QFN - Tape and Reel |
| MAX3670EVKIT | 制造商:Microsemi Corporation 功能描述:EV Kit Is A Fully Assembled And Tested Surface-Mount Printed Circuit Board 制造商:Microsemi Corporation 功能描述:MAX3670 EVALUATION KIT - Bulk 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:KIT EVALUATION MAX MAX3670 制造商:Microsemi Corporation 功能描述:KIT EVALUATION MAX MAX3670 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。