參數(shù)資料
型號(hào)： MAX2120
廠商： Maxim Integrated Products, Inc.
英文描述： Complete, Direct-Conversion Tuner for DVB-S and Free-to-Air Applications
中文描述： 完備的直接變頻調(diào)諧器，用于DVB-S和免費(fèi)廣播系統(tǒng)
文件頁(yè)數(shù)： 15/21頁(yè)
文件大小： 316K
代理商： MAX2120
M
Complete, Direct-Conversion Tuner for DVB-S
and Free-to-Air Applications
______________________________________________________________________________________
15
2-Wire Serial Interface
The MAX2120 uses a 2-wire I
2
C-compatible serial
interface consisting of a serial data line (SDA) and a
serial clock line (SCL). SDA and SCL facilitate bidirec-
tional communication between the MAX2120 and the
master at clock frequencies up to 400kHz. The master
initiates a data transfer on the bus and generates the
SCL signal to permit data transfer. The MAX2120
behaves as a slave device that transfers and receives
data to and from the master. SDA and SCL must be
pulled high with external pullup resistors (1k
Ω
or
greater) for proper bus operation.
One bit is transferred during each SCL clock cycle. A
minimum of nine clock cycles is required to transfer a
byte in or out of the MAX2120 (8 bits and an
ACK/NACK). The data on SDA must remain stable
during the high period of the SCL clock pulse. Changes
in SDA while SCL is high and stable are considered
control signals (see the START and STOP Conditions
section). Both SDA and SCL remain high when the bus
is not busy.
START and STOP Conditions
The master initiates a transmission with a START condi-
tion (S), which is a high-to-low transition on SDA while
SCL is high. The master terminates a transmission with
a STOP condition (P), which is a low-to-high transition
on SDA while SCL is high.
Acknowledge and Not-Acknowledge Conditions
Data transfers are framed with an acknowledge bit
(ACK) or a not-acknowledge bit (NACK). Both the mas-
ter and the MAX2120 (slave) generate acknowledge
bits. To generate an acknowledge, the receiving device
must pull SDA low before the rising edge of the
acknowledge-related clock pulse (ninth pulse) and
keep it low during the high period of the clock pulse.
To generate a not-acknowledge condition, the receiver
allows SDA to be pulled high before the rising edge of
the acknowledge-related clock pulse, and leaves SDA
high during the high period of the clock pulse.
Monitoring the acknowledge bits allows for detection of
unsuccessful data transfers. An unsuccessful data
transfer happens if a receiving device is busy or if a
system fault has occurred. In the event of an unsuc-
cessful data transfer, the bus master must reattempt
communication at a later time.
Slave Address
The MAX2120 has a 7-bit slave address that must be
sent to the device following a START condition to initi-
ate communication. The slave address is internally pro-
grammed to 1100000. The eighth bit (R/
W
) following
the 7-bit address determines whether a read or write
operation will occur.
The MAX2120 continuously awaits a START condition
followed by its slave address. When the device recog-
nizes its slave address, it acknowledges by pulling the
SDA line low for one clock period; it is ready to accept
or send data depending on the R/
W
bit (Figure 1).
Write Cycle
When addressed with a write command, the MAX2120
allows the master to write to a single register or to multi-
ple successive registers.
A write cycle begins with the bus master issuing a
START condition followed by the seven slave address
bits and a write bit (R/
W
= 0). The MAX2120 issues an
ACK if the slave address byte is successfully received.
The bus master must then send to the slave the
address of the first register it wishes to write to (see
Table 1 for register addresses). If the slave acknowl-
edges the address, the master can then write one byte
to the register at the specified address. Data is written
beginning with the most significant bit. The MAX2120
again issues an ACK if the data is successfully written
to the register. The master can continue to write data to
the successive internal registers with the MAX2120
acknowledging each successful transfer, or it can ter-
minate transmission by issuing a STOP condition. The
write cycle will not terminate until the master issues a
STOP condition.
SCL
1
2
3
4
5
6
7
1
1
0
0
0
0
0
8
9
R/W
ACK
SLAVE ADDRESS
S
SDA
Figure 1. MAX2120 Slave Address Byte
相關(guān)PDF資料
PDF描述
MAX2130EUA Broadband, Two-Output, Low-Noise Amplifier for TV Tuner Applications
MAX213EWI 5V High-Speed RS-232 Transceivers with 0.1uF Capacitors
MAX213 5V High-Speed RS-232 Transceivers with 0.1uF Capacitors
MAX2130 Broadband, Two-Output, Low-Noise Amplifier for TV Tuner Applications
MAX213CAI 5V High-Speed RS-232 Transceivers with 0.1uF Capacitors
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MAX2120_10 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:Complete, Direct-Conversion Tuner for DVB-S and Free-to-Air Applications
MAX2120CTI+ 功能描述:調(diào)諧器 Direct Conversion Tu Ner For Dvb-S -75 To RoHS:否 制造商:NXP Semiconductors 功能: 噪聲系數(shù): 工作電源電壓: 最小工作溫度: 最大工作溫度:
MAX2120CTI+T 功能描述:調(diào)諧器 Direct Conversion Tu Ner For Dvb-S -75 To RoHS:否 制造商:NXP Semiconductors 功能: 噪聲系數(shù): 工作電源電壓: 最小工作溫度: 最大工作溫度:
MAX2120EVKIT+ 功能描述:射頻開發(fā)工具 MAX2120 Eval Kit RoHS:否 制造商:Taiyo Yuden 產(chǎn)品:Wireless Modules 類型:Wireless Audio 工具用于評(píng)估:WYSAAVDX7 頻率: 工作電源電壓:3.4 V to 5.5 V
MAX2121 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:Complete Direct-Conversion L-Band Tuner
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*