- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383319 > MAX1419ETN (MAXIM INTEGRATED PRODUCTS INC) 15-Bit, 65Msps ADC with -79.3dBFS Noise Floor for Baseband Applications PDF資料下載
參數(shù)資料
| 型號： | MAX1419ETN |
| 廠商： | MAXIM INTEGRATED PRODUCTS INC |
| 元件分類： | ADC |
| 英文描述： | 15-Bit, 65Msps ADC with -79.3dBFS Noise Floor for Baseband Applications |
| 中文描述： | 1-CH 15-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, QCC56 |
| 封裝： | 8 X 8 MM, 0.80 MM HEIGHT, MO-220WLLD-5, TQFN-56 |
| 文件頁數(shù)： | 11/18頁 |
| 文件大小： | 219K |
| 代理商： | MAX1419ETN |
M
15-Bit, 100Msps ADC with -77.7dBFS
Noise Floor for Baseband Applic ations
______________________________________________________________________________________
11
t
DGV
: Time from the rising edge of the clock until data
is guaranteed to be valid
t
SETUP
: Time from data guaranteed valid until the ris-
ing edge of DAV
t
HOLD
: Time from the rising edge of DAV until data is
no longer valid
t
CLKP
: Time from the 50% point of the rising edge to
the 50% point of the falling edge of the clock signal
t
CLKN
: Time from 50% point of the falling edge to the
50% point of the rising edge of the clock signal
The MAX1429 samples the input signal on the rising
edge of the input clock. Output data is valid on the ris-
ing edge of the DAV signal, with a data latency of three
clock cycles. Note that the clock duty cycle must be
50%
±
5% for proper operation.
Digital Outputs (D0–D14, DAV , DOR)
The logic “high” level of the CMOS-compatible digital
outputs (D0–D14, DAV, and DOR) may be set in the
2.3V to 3.5V range. This is accomplished by setting the
voltage at the DV
CC
and DRV
CC
pins to the desired
logic-high level.
Note that the DV
CC
and DRV
CC
volt-
ages must be the same value.
For best performance, the capacitive loading on the digital
outputs of the MAX1429 should be kept as low as possible
(<10pF). Large capacitive loads result in large charging
currents during data transitions, which may feed back into
the analog section of the ADC and create distortion terms.
The loading capacitance is kept low by keeping the output
traces short and by driving a single CMOS buffer or latch
input (as opposed to multiple CMOS inputs).
Inserting small series resistors (220
or less) between
the MAX1429 outputs and the digital load, placed as
closely as possible to the output pins, is helpful in con-
trolling the size of the charging currents during data
transitions and can improve dynamic performance.
Keep the trace length from the resistor to the load as
short as possible to minimize trace capacitance.
The output data is in two’s complement format, as illus-
trated in Table 1.
Data is valid at the rising edge of DAV (Figure 4), and
DAV may be used as a clock signal to latch the output
data. The DAV output provides twice the drive strength
of the data outputs, and may therefore be used to drive
multiple data latches.
The DOR output is used to identify an overrange condi-
tion. If the input signal exceeds the positive or negative
full-scale range for the MAX1429, then DOR is asserted
high. The timing for DOR is identical to the timing for
the data outputs, and DOR therefore provides an over-
range indication on a sample-by-sample basis.
Table
1. MAX1429 Digital Output Coding
INP
ANALOG VOLTAGE LEVEL
INN
ANALOG VOLTAGE LEVEL
D14–D0
TWO’S COMPLEMENT CODE
V
REF
+ 0.64V
V
REF
- 0.64V
0 1 1 1 1 1 1 1 1 1 1 1 1 1 1
(positive full scale)
V
REF
V
REF
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
(midscale +
δ
)
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
(midscale -
δ
)
V
REF
- 0.64V
V
REF
+ 0.64V
1 0 0 0 0 0 0 0 0 0 0 0 0 0 0
(negative full scale)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX1429 | 15-Bit, 100Msps ADC with -77.7dBFS Noise Floor for Baseband Applications |
| MAX1429ETN | 15-Bit, 100Msps ADC with -77.7dBFS Noise Floor for Baseband Applications |
| MAX1430 | 15-Bit, 100Msps ADC with -77.7dBFS Noise Floor for Baseband Applications |
| MAX1444 | 10-Bit, 40Msps, 3.0V, Low-Power ADC with Internal Reference |
| MAX1444EHJ | 10-Bit, 40Msps, 3.0V, Low-Power ADC with Internal Reference |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX1419ETN+D | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX1419ETN+TD | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX1419ETN-D | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX1419ETN-TD | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX141CQH-C10006 | 制造商:Maxim Integrated Products 功能描述:MXMMAX141CQH-C10006 ADC - CUSTOMIZED |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。