- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄180205 > M393B5773CH0-CK0 256M X 72 MULTI DEVICE DRAM MODULE, 0.225 ns, DMA240 PDF資料下載
參數(shù)資料
| 型號： | M393B5773CH0-CK0 |
| 元件分類： | DRAM |
| 英文描述： | 256M X 72 MULTI DEVICE DRAM MODULE, 0.225 ns, DMA240 |
| 封裝： | HALOGEN FREE AND ROHS COMPLIANT, DIMM-240 |
| 文件頁數(shù)： | 19/58頁 |
| 文件大?。?/td> | 1982K |
| 代理商： | M393B5773CH0-CK0 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁
- 20 -
datasheet
DDR3 SDRAM
Rev. 1.0
Registered DIMM
13.3.3 Single-ended Requirements for Differential Signals
Each individual component of a differential signal (CK, DQS, DQSL, DQSU, CK, DQS, DQSL, or DQSU) has also to comply with certain requirements for
single-ended signals.
CK and CK have to approximately reach VSEHmin / VSELmax (approximately equal to the ac-levels ( VIH(AC) / VIL(AC) ) for ADD/CMD signals) in every
half-cycle.
DQS, DQSL, DQSU, DQS, DQSL have to reach VSEHmin / VSELmax (approximately the ac-levels ( VIH(AC) / VIL(AC) ) for DQ signals) in every half-cycle
proceeding and following a valid transition.
Note that the applicable ac-levels for ADD/CMD and DQ’s might be different per speed-bin etc. E.g. if VIH150(AC)/VIL150(AC) is used for ADD/CMD
signals, then these ac-levels apply also for the single-ended signals CK and CK .
Figure 3. Single-ended requirement for differential signals
Note that while ADD/CMD and DQ signal requirements are with respect to VREF, the single-ended components of differential signals have a requirement
with respect to VDD/2; this is nominally the same. The transition of single-ended signals through the ac-levels is used to measure setup time. For single-
ended components of differential signals the requirement to reach VSELmax, VSEHmin has no bearing on timing, but adds a restriction on the common
mode characteristics of these signals.
[ Table 5 ] Single ended levels for CK, DQS, DQSL, DQSU, CK, DQS, DQSL or DQSU
NOTE :
1. For CK, CK use VIH/VIL(AC) of ADD/CMD; for strobes (DQS, DQS, DQSL, DQSL, DQSU, DQSU) use VIH/VIL(AC) of DQs.
2. VIH(AC)/VIL(AC) for DQs is based on VREFDQ; VIH(AC)/VIL(AC) for ADD/CMD is based on VREFCA; if a reduced ac-high or ac-low level is used for a signal group, then the
reduced level applies also here
3. These values are not defined, however the single-ended signals CK, CK, DQS, DQS, DQSL, DQSL, DQSU, DQSU need to be within the respective limits (VIH(DC) max,
VIL(DC)min) for single-ended signals as well as the limitations for overshoot and undershoot. Refer to "Overshoot and Undershoot Specification"
Symbol
Parameter
DDR3-800/1066/1333/1600
Unit
NOTE
Min
Max
VSEH
Single-ended high-level for strobes
(VDD/2)+0.175
NOTE 3
V
1, 2
Single-ended high-level for CK, CK
(VDD/2)+0.175
NOTE 3
V
1, 2
VSEL
Single-ended low-level for strobes
NOTE 3
(VDD/2)-0.175
V1, 2
Single-ended low-level for CK, CK
NOTE 3
(VDD/2)-0.175
V1, 2
VDD or VDDQ
VSEH min
VDD/2 or VDDQ/2
VSEL max
VSEH
VSS or VSSQ
VSEL
CK or DQS
time
相關PDF資料 |
PDF描述 |
|---|---|
| M3950/1529A012 | TOGGLE SWITCH, 3PDT, LATCHED, 4A, 28VDC, THROUGH HOLE-STRAIGHT |
| M83731/2327D110 | TOGGLE SWITCH, 3PDT, MOMENTARY, 4A, 28VDC, THROUGH HOLE-STRAIGHT |
| M3950/1726A110 | TOGGLE SWITCH, 3PDT, LATCHED, 4A, 28VDC, THROUGH HOLE-STRAIGHT |
| M3E-R21ZQXFREQ | CRYSTAL OSCILLATOR, CLOCK, 1.5 MHz - 155.52 MHz, PECL OUTPUT |
| M3E73XPD-RFREQ | CRYSTAL OSCILLATOR, CLOCK, 1.5 MHz - 155.52 MHz, PECL OUTPUT |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| M393B5773DH0-CH908 | 制造商:Samsung Semiconductor 功能描述: |
| M393T1G60CJA-CE6 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:DDR2 Registered SDRAM MODULE |
| M393T1G60QJMA | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:DDR2 SDRAM Memory |
| M393T1K66AZHA | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:DDR2 SDRAM Memory |
| M393T2863AZ3 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:DDR2 Registered SDRAM MODULE |
發(fā)布緊急采購，3分鐘左右您將得到回復。