![](http://datasheet.mmic.net.cn/280000/M37754M8C-XXXGP_datasheet_16084055/M37754M8C-XXXGP_49.png)
49
PRELIMINARY
Notice: This is not a final specification.
Some parametric limits are subject to change.
MITSUBISHI MICROCOMPUTERS
M37754M8C-XXXGP, M37754M8C-XXXHP
M37754S4CGP, M37754S4CHP
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Transmission
Transmission is started when bit 0 (TEj flag) of UARTj Transmit/Re-
ceive control register 1 is “1”, bit 1 (TIj flag) of one is “0”, and CTSj
input is “L”. As shown in Figure 60, data is output from T
X
Dj pin each
time when transmission clock CLKj changes from “H” to “L”. The data
is output from the least significant bit.
The TIj flag indicates whether the transmit buffer register is empty or
not. It is cleared to “0” when data is written in the transmit buffer reg-
ister and set to “1” when the contents of the transmit buffer register is
transferred to the transmit register.
When the transmit register becomes empty after the contents has
been transmitted, data is transferred automatically from the transmit
buffer register to the transmit register if the next transmission start
condition is satisfied. If bit 2 of UARTj Transmit/Receive control reg-
ister 0 is “1”, CTSj input is ignored, and transmission start is con-
trolled only by the TEj flag and TIj flag. Once transmission has
started, the TEj flag, TIj flag, and CTSj signals are ignored until data
transmission completes. Therefore, transmission is not interrupt
when CTSj input is changed to “H” during transmission.
____
END
j signal (shown in Figure 60) is “H”.
Therefore, data can be transmitted continuously if the next transmis-
sion data is written in the transmit buffer register and TIj flag is
cleared to “0” before theT
END
j signal goes “H”.
Bit 3 (T
X
EPTYj flag) of UARTj Transmit/Receive control register 0
changes to “1” at the next cycle just after the T
END
j signal goes “H”
and changes to “0” when transmission starts. Therefore, this flag can
be used to determine whether data transmission has completed.
When the TIj flag changes from “0” to “1”, the interrupt request bit in
the UARTj transmit interrupt control register is set to “1”.
In only UART0, data can be output to a maximum of 3 external re-
ceive devices. This is realized under the condition in which the inter-
nal clock is selected and the transmission clock is output from one of
pins CLK
0
, CLKS
0
(multiplexed with R
X
D
0
) and CLKS
1
(multiplexed
with CTS
0
/RTS
0
). Make sure that do not switch the selection of the
clock during transmission. Figure 61 shows an external connection
example.
Plural output of transmit clock mode is set with bits 1 and 0 of the
particular function select register 1. Additionally, it is necessary to se-
lect the internal clock, disable CTS and RTS, receive and D-A output
with the UART0 Transmit/Receive mode register, UART0 Transmit/
Receive control registers 0 and 1, and A-D control register 1. Figure
62 shows the other registers bit configuration in plural output of trans-
mit clock mode and Figure 63 shows the particular function select
register 1 bit configuration .
Table 6 shows the function of the particular function select register
1’s bits 1 and 0, which is the output pin of transmit clock select bits:
TC
1
and TC
0
. According to this table, select the CLK
0
, CLKS
0
or
CLKS
1
pin corresponding to the contents of TC
1
and TC
0
, and out-
put the transmit clock.
Fig. 60 Clock synchronous serial I/O timing
Transmission
clock
TE
j
1/Pf
i
×
(n
+
1)
×
2
1/Pf
i
×
(n
+
1)
×
2
TI
j
CTS
j
Write in transmit buffer register
D
0
D
1
D
2
D
3
D
4
D
5
D
6
D
7
D
1
D
2
D
3
D
4
D
5
D
6
D
7
D
0
D
1
D
2
D
3
D
4
D
5
D
6
D
7
D
0
Transmit register
←
Transmit buffer register
Stopped because TE
j
= “0”
CLK
j
T
ENDj
T
X
D
j
T
X
EPTY
j