![](http://datasheet.mmic.net.cn/280000/M37736MHB_datasheet_16084045/M37736MHB_63.png)
63
PRELIMINARY
Notice: This is not a final specification.
Some parametric limits are subject to change.
MITSUBISHI MICROCOMPUTERS
M37736MHBXXXGP
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
When the port-X
C
selection bit is set to “1” to use sub-clock oscillation
and timer B2 is set to be in the event count mode, clock f
C32
which is
the sub clock (32 kHz) divided by 32 is selected as the count source
of timer B2. By this selection, timer B2 can be used as the clock
timer. For setting of timer B2 related registers, refer to the section on
clock timer mode of timer B2.
The clock prescaler in which the sub clock is divided by 32 is reset by
writing “1”, in dummy, into bit 7 (clock prescaler reset bit) of the
oscillation circuit control register 1.
When the main clock is selected, by this function, clock f
C32
of clock
timer B2 can be synchronized with software. Figure 69 shows the
operation timing for clock prescaler and clock timer B2.
Figure 70 shows the clock f
2
state transition when the port-Xc selection
bit is “0” and the sub clock is not used.
Fig. 70 Clock f
2
state transition (when the sub clock is not used.)
From the time during reset to the time reset is released, the main
clock divided by 2 is being selected as the clock f
2
. When the system
clock selection bit is set “1” in that condition, the main clock divided
by 16 is selected as the clock f
2
and the clock frequency supplied for
the CPU and internal peripheral devices is divided by 8 more. It makes
current consumption restrict, although the operation speed slows.
When the timer B2 clock source selection bit (bit 1 of the port function
control register) is set to “1” and event counter mode is selected in
timer B2 under the condition which the port-Xc selection bit is “0”;
fc
32
, which is the main clock divided by 32, is connected as a timer
B’s count source. Accordingly, timer B2 can be used as a clock timer
which always operates with a regular clock source shown in Figure
70. For details relating to register setting of timer B2, refer to the
section “Clock timer” on timer B.
Fig. 69 Operation timing for clock prescaler and clock timer B2
CC
0
= “0”
CC
0
= “1”
CM
3
= “0”
CM
3
= “1”
f
2
= f(X
IN
) / 2
(Note 1)
f
2
= f(X
IN
) / 16
f
2
= f(X
IN
) / 2
2
IN
(Note 1)
(Note 2)
f
2
= f(X
IN
) / 8
CM
3
= “0”
CC
0
= “0”
CM
3
= “1”
CC
0
= “1”
Reset
Notes 1.
f
2
= f(X
IN
) / 2 expresses that the clock f
2
is
the main clock divided by 2.
2.
f
2
= f(X
IN
) expresses that the clock f
2
is the
direct main clock, which is not divided.
CC
0
= Main clock division selection bit
CM
3
= System clock selection bit
CM
4
= Port-Xc selection bit
In the case of not using sub clock (CM
4
= “0”)
Timer B2 count start flag
Writing pulse of clock
prescaler reset bit
X
CIN
Timer B2 count value
n (Set value)
n – 1
X
CIN
×
31(cycle)
X
CIN
×
32 (cycle)
This applies when
the main clock is selected as the system clock (System clock selection bit (CM
3
) = “0”).
Note.
Period of fc
32
= X
CIN
×
31 (cycle) (only in this term)
Period of fc
32
= X
CIN
×
32 (cycle) (after this term)
(Note)
Clock source of clock timer(fc
32
)