![](http://datasheet.mmic.net.cn/30000/M34286G2GP_datasheet_2359489/M34286G2GP_13.png)
Rev.1.00
Aug 06, 2008
page 13 of 64
REJ03B0251-0100
4286 Group
Table 4 Control registers related to timer
V12
V11
V10
Timer control register V1
Auto-control output by timer 1 is invalid
Auto-control output by timer 1 is valid
Carrier wave output (CARRY)
Bit 5 of watchdog timer (WDT)
Stop (Timer 1 state retained)
Operating
0
1
0
1
0
1
Carrier wave output auto-control bit
Timer 1 count source selection bit
Timer 1 control bit
at reset : 0002
W
at RAM back-up : 0002
V23
V22
V21
V20
Timer control register V2
To expand “H” interval is invalid
To expand “H” interval is valid (when V22=1 selected)
Carrier wave generation function invalid
Carrier wave generation function valid
f(XIN)
f(XIN)/2
Stop (Timer 2 state retained)
Operating
0
1
0
1
0
1
0
1
Carrier wave “H” interval expansion bit
Carrier wave generation function control bit
Timer 2 count source selection bit
Timer 2 control bit
at reset : 00002
W
at RAM back-up : 00002
Note: “W” represents write enabled.
(1) Control registers related to timer
Timer control register V1
Register V1 controls the timer 1 count source and auto-
control function of carrier wave output from port CARR by
timer 1. Set the contents of this register through register A
with the TV1A instruction.
Timer control register V2
Register V2 controls the timer 2 count source and the carrier
wave generation function by timer. Set the contents of this
register through register A with the TV2A instruction.
(2) Precautions
Note the following for the use of timers.
Count source
Stop timer 1 or timer 2 counting to change its count source.
Reading the count value
Stop timer 1 or 2 counting and then execute the data read
instruction (TAB1, TAB2) to read its data.
Watchdog timer
Be sure that the timing to execute the WRST instruction in
order to operate WDT efficiently.
Writing to reload register R1
When writing data to reload register R1 while timer 1 is
operating, avoid a timing when timer 1 underflows.
Timer 1 count operation
When the bit 5 of the watchdog timer (WDT) is selected as
the timer 1 count source, the error of maximum ± 64 s (at
the minimum instruction execution time : 2 s) is generated
from timer 1 start until timer 1 underflow. When
programming, be careful about this error.
Stop of timer 2
Avoid a timing when timer 2 underflows to stop timer 2.
Writing to reload register R2H
When writing data to reload register R2H while timer 2 is
operating, avoid a timing when timer underflows.
Timer 2 carrier wave output function
When to expand “H” interval of carrier wave is valid, set “1”
or more to reload register R2H.
Timer 1 and timer 2 carrier wave output function
Count starts from the rising edge in Fig. 14 after the first
falling edge of the count source, after timer 1 and timer 2
operations start ① in Fig. 14.
Time to first underflow ③ in Fig. 14 is different from time
among next underflow ④ in Fig. 14 by the timing to start the
timer and count source operations after count starts.
Fig. 14 Count start time and count time when operation
starts (T1, T2)
32
1
032
103
→
Timer start
Count source
Timer value
Timer underflow signal