18. Electrical Characteristics (M16C/26A)
page 257
8
2
3
f
o
5
0
2
,
5
1
.
r
a
M
0
.
1
.
v
e
R
0
1
0
-
2
0
2
0
B
9
0
J
E
R
)
T
6
2
/
C
6
1
M
,
A
6
2
/
C
6
1
M
(
p
u
o
r
G
A
6
2
/
C
6
1
M
Table 18.2. Recommended Operating Conditions (Note 1)
2.7
5.5
Typ.
Max.
Unit
Parameter
VCC
Supply voltage
Symbol
Min.
Standard
Analog supply voltage
VCC
AVcc
V
0
Analog supply voltage
Supply voltage
VIH
IOH (avg)
HIGH average
output current
mA
Vss
AVss
0.7VCC
V
VCC
0.3VCC
0
LOW input
voltage
IOH (peak)
HIGH peak output
current
HIGH input
voltage
-5.0
-10.0
LOW peak output
current
10.0
5.0
mA
f (XIN)
Main clock input oscillation frequency
(Note 3)
LOW average
output current
IOL (peak)
mA
I OL (avg)
V
VIL
33 X VCC-80
VCC=3.0 to 5.5V
VCC=2.7 to 3.0V
0
MHz
20
f (XCIN)
Sub-clock oscillation frequency
kHz
50
32.768
Note 1: Referenced to VCC = 2.7 to 5.5V at Topr = -20 to 85 °C / -40 to 85 °C unless otherwise specified.
Note 2: The mean output current is the mean value within 100ms.
Note 3: Relationship between main clock oscillation frequency, PLL clock oscillation frequency and supply voltage are followed.
Note 4: The total IOL(peak) for all ports must be 80mA max. The total IOH(peak) for all ports must be -80mA max.
f1 (ROC)
On-chip oscillation frequency 1
MHz
1
f (PLL)
PLL clock oscillation frequency (Note 3)
VCC=3.0 to 5.5V
VCC=2.7 to 3.0V
10
MHz
f (BCLK)
CPU operation clock
0
MHz
20
TSU(PLL)
PLL frequency synthesizer stabilization wait time
VCC=5.0V
VCC=3.0V
50
20
ms
P15 to P17, P60 to P67, P70 to P77, P80 to P87, P90 to P93,
P100 to P107
f2 (ROC)
On-chip oscillation frequency 2
f3 (ROC)
On-chip oscillation frequency 3
MHz
2
MHz
16
P15 to P17, P60 to P67, P70 to P77, P80 to P87, P90 to P93,
P100 to P107,
P15 to P17, P60 to P67, P70 to P77, P80 to P87, P90 to P93,
P100 to P107,
P15 to P17, P60 to P67, P70 to P77, P80 to P87, P90 to P93,
P100 to P107
P15 to P17, P60 to P67, P70 to P77, P80 to P87, P90 to P93,
P100 to P107
P15 to P17, P60 to P67, P70 to P77, P80 to P87, P90 to P93,
P100 to P107
33 X VCC-80
20
0.5
1
8
2
4
26
XIN, RESET, CNVSS
VIH
HIGH input
voltage
LOW input
voltage
VIL
XIN, RESET, CNVSS
0.8VCC
V
VCC
V
0.2VCC
0
Main clock input oscillation frequency
20.0
0.0
f(X
IN
)operating
maximum
frequency
[MH
Z
]
VCC[V] (main clock: no division)
5.5
3.0
10.0
2.7
33.3 x VCC-80MHZ
PLL clock oscillation frequency
0.0
f(PLL)
operating
maximum
frequency
[MH
Z
]
VCC[V] (PLL clock oscillation)
5.5
10.0
2.7
3.0
33.3 x VCC-80MHZ
20.0